This page is located in archive. Go to the latest version of this course pages. Go the latest version of this page.

11. Procesorová rodina INTEL x86, Od 8086 k EMT64

Microcomputers: x86 Architecture Basics

Dr. Konstantin Levit-Gurevich, Intel Israel

Kopie ve formátu PDF

Původní umístění ve formátu PowerPoint

Další užitečné odkazy

Architektura je minimálně pro výuku nevhodná

In 1994, AMD’s 80×86 architect, Mike Johnson, famously quipped, “The x86 really isn’t all that complex—it just doesn’t make a lot of sense …. The biggest weakness in the x86 in- struction set is the lack of registers coupled with an extremely painful addressing scheme.”

Over the course of the last two decades, it has proved surprisingly inaccurate: the x86 of 2015 is extremely complex. It now comprises 1300 instructions, myriad addressing modes, dozens of special-purpose registers, and multi- ple address-translation schemes. It should come as no surprise that, following the lead of AMD’s K5 microarchitecture, all of Intel’s out-of-order execution engines dynamically translate x86 instructions into an internal format that more closely resembles a RISC-style instruction set.

Waterman, Andrew: Design of the RISC-V Instruction Set Architecture

courses/b35apo/lectures/11/start.txt · Last modified: 2021/01/23 09:54 (external edit)