

Use	Connections	Module	Description	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0	Clock Source					
		clk	Clock Output	clk_0				
		clk_reset	Reset Output					
<input checked="" type="checkbox"/>		pcie_compiler_0	PCIExpressCompiler					
		pcie_core_clk	Clock Output	pcie_compile...				
		avalon_clk	Clock Input	pcie_compi...				
		cal_blk_clk	Clock Input	clk_0				
		bar0_Non_Prefetchable	Avalon Memory Mapped Master	[avalon_clk]				
		Pmlrq_i	Interrupt Receiver	[avalon_clk]	IRQ 0		IRQ 0	
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM)					
		clk1	Clock Input	pcie_compi...				
		s1	Avalon Memory Mapped Slave	[clk1]	<input checked="" type="checkbox"/> 0x00000000	0x00007fff		
		reset1	Reset Input	[clk1]				
<input checked="" type="checkbox"/>		timer_0	Interval Timer					
		clk	Clock Input	pcie_compi...				
		reset	Reset Input	[clk]				
		s1	Avalon Memory Mapped Slave	[clk]	<input checked="" type="checkbox"/> 0x00008000	0x0000801f		
		irq	Interrupt Sender	[clk]				
<input checked="" type="checkbox"/>		Led_Pio	PIO(ParallelI/O)					
		clk	Clock Input	pcie_compi...				
		reset	Reset Input	[clk]				
		s1	Avalon Memory Mapped Slave	[clk]	<input checked="" type="checkbox"/> 0x00008080	0x0000808f		
<input checked="" type="checkbox"/>		emul_bus_ctrl	PIO(ParallelI/O)					
		clk	Clock Input	pcie_compi...				
		reset	Reset Input	[clk]				
		s1	Avalon Memory Mapped Slave	[clk]	<input checked="" type="checkbox"/> 0x00008020	0x0000802f		
<input checked="" type="checkbox"/>		emul_bus_data_out	PIO(ParallelI/O)					
		clk	Clock Input	pcie_compi...				
		reset	Reset Input	[clk]				
		s1	Avalon Memory Mapped Slave	[clk]	<input checked="" type="checkbox"/> 0x00008040	0x0000804f		
<input checked="" type="checkbox"/>		emul_bus_data_in	PIO(ParallelI/O)					
		clk	Clock Input	pcie_compi...				
		reset	Reset Input	[clk]				
		s1	Avalon Memory Mapped Slave	[clk]	<input checked="" type="checkbox"/> 0x00008060	0x0000806f		