
# Computer Architectures

External events processing and protection Pavel Píša, Michal Štepanovský, Miroslav Šnorek



Czech Technical University in Prague, Faculty of Electrical Engineering


## Basic building blocks (repeating)

- Central Processing Unit (CPU)
- Memory for data and code ordered into hierarchy
  - Registers (fast CPU local memory), cache (L1, L2, etc), main memory, external memory (disk)
- Interconnection buses, networking
  - ISA, PCI, PCIexpress

## What is purpose to have these building blocks




Entertainment, games, video





Enterprise applications, accountancy, bank systems, inventory, online shops

Communications, as a main target (phone, mobile) or as a way to achieve data exchange for other tasks and applications



Large scale mathematical and modeling computation (global climatic forecast and analysis, nuclear fusion, etc.)

And many others areas of use ...

## Computer as controller in field applications

complex process
 (fast computation.)


2. cheap serially produced units

3. very flexible (programmable)


4. hierarchic control available

5. precise evaluation (display)

complex algorithms (only memory and time constraints)



## Data flow in computer system



Different demands properties of data processing

- Batch processing (a task controls data access as it is processing these data)
- Interactive (events driven by user or when external requests or event arrives)
- Real-time control computation results delivered late are of no or inferior value

## Input-output (I/O) subsystem

- Input only peripherals
  - Common ones: keyboard, mouse, video camera
  - Logic inputs, physical quantities usually converted to analog electrical signal and then by A/D converter to numerical value accessible on input port and other sensors
- Output only peripherals
  - Video output (2D, 3D + acceleration), audio output
  - Outputs with physical effect, 3D printer (rapid prototyping), technological process control (D/A converters, PWM) and many other kinds of actuators
- Bidirectional
  - Hard disk, communication interfaces
  - Most of above listed "unidirectional" peripherals requires read and write access for their setup, monitoring and parameters control

## Methods of transferring data between peripheral and CPU

- Programmed input/output (PIO) with polling
  - CPU loops in cycle and waits for status information signaling available input data or space in output buffer
- Interrupt driven programmed input/output (PIO)
  - Program/operating system configures peripheral but does not wait for data. Data arrival is signaled by interrupt (asynchronous event/exception). The data are read in interrupt service routine.
  - Output is initiated by CPU write of data to a register if space is available. Ready for next data it signaled by interrupt.
- Direct memory access DMA
  - CPU setups source and destination, transfer is realized by specialized unit.
- Intelligent peripherals/controllers, bus master DMA

## Programmed input/output (PIO) with polling

```
DoSomethingWithData:
    Wait4Device:
        in( dx, al );
        test( 1, al );
        jnz Wait4Device;
    << Do something with the Data>>
        jmp DoSomethingWithData;
```

Example: Randall Hyde (randyhyde\_at\_earthlink.net) e-mail 14 Jun 2004

- The most inferior solution, CPU waits in a loop for data ready (busy wait)
- Even if is not possible to use CPU at that time do do some other valuable work (more about time sharing, multi processing, threading, user and scheduling later), the looping results in energy/power waste

## Interrupt driven programmed input/output (PIO)

- Peripheral takes care for data availability signaling to CPU the interrupt signal is activates and interrupt/exception is serviced
- The overall situation is not better for above shown example, but if task scheduling is added then actual/waiting task can be suspended and some other ready/released task can proceed and use CPU until data arrival. Then suspended task is activated again at end of interrupt processing

## Linux kernel: Event waiting with context switch – schedule

```
static DECLARE WAIT QUEUE HEAD(foo wq);
volatile int event pending;
irqreturn t foo irq fnc(int intno, void *dev id)
{
 <<read device status, store what can be lost and stop/mask IRQ>>
 event pending = <<indicate even arrival>>;
 wake up interruptible(&foo wq);
  return IRQ HANDLED;
}
static ssize t foo read(struct file *fp, char user *buf,
                        size t len, loff t *off)
 wait event interruptible timeout(foo wq, event pending != 0);
  << check error state etc. signal pending(current) >>
  << process event pending and event pending = 0 >>
  err = copy to user(buf, internal buffer, len);
  return len;
}
```

#### RTEMS: Wait for event with use of scheduler

```
rtems isr mmcsd irq handler(rtems irq hdl param data)
 MMCSD Dev *device=(MMCSD Dev *)data;
  rtems event send(device->waiter task id, MMCSD WAIT EVENT);
static int mmcsd read(MMCSD Dev *device, rtems blkdev request *req)
  rtems status code status;
  rtems event set events;
  rtems interval ticks;
  rtems id self tid;
  rtems task ident(RTEMS SELF, 0, &self tid);
  device->waiter task id = self tid;
  status=rtems event receive(MMCSD WAIT EVENT | MMCSD EVENT ERROR,
                              RTEMS EVENT ANY RTEMS WAIT, ticks, & events);
  << process event fill sg = req->bufs - List of scatter/gather buffers >>
  req->req done(req->done arg, RTEMS SUCCESSFUL, 0);
  return 0;
```

• The example is simplified. Temporary task (TID) registration in the driver state structure is not used. The device is serviced by **worker thread** which is created during driver/its instance initialization.

## RTEMS: Semaphore used for interrupt event notification


```
static rtems id my semaphore;
rtems isr my irq handler(rtems irq hdl param valu)
        if (<<check if really from device>>) {
                rtems semaphore release(my semaphore);
wait for event
   rtems semaphore obtain(semaphore, RTEMS WAIT, RTEMS NO TIMEOUT);
initialize semaphore in the driver init
   rtems_semaphore_create(rtems build name('s','e','m','a'),
                   0/*initial value*/, RTEMS FIFO, 5/*priority*/,
                   &my_semaphore/*location to store new sem ID*/);
```

• Similar semaphore based solution can be used for VxWorks or Linuxu kernel. These APIs are internal kernel mechanisms, POSIX/ANSI standards do not specify mechanisms for interrupts management and servicing.

### Windows: Interrupt and deffered procedure call


```
VOID NTAPI ulan bottom dpc(IN PKDPC Dpc,IN PVOID contex,
                  IN PVOID arg1,IN PVOID arg2);
KSERVICE ROUTINE InterruptService;
BOOLEAN uld irq handler( In struct KINTERRUPT *Interrupt,
  In    PVOID ServiceContext)
   KeInsertQueueDpc(&(udrv)->bottom dpc,NULL,NULL);
   return TRUE;
}
status =
IoConnectInterrupt(&udrv->InterruptObject,
                   // ServiceRoutine
   uld irq handler,
   udrv.
                          // ServiceContext
   NULL,
                          // SpinLock
                          // Vector
   udrv->irq,
   udrv->Irql,
                     // Iral
   udrv->InterruptAffinity, // ProcessorEnableMask
                            // FloatingSave
   FALSE);
```

#### **Direct Memory Access - DMA**




- Computer system is equipped by unit(s) specialized for data transfers
- Large size data transfers do not trash/displace data at CPU caches
- Program/OS initializes peripheral and setups parameters for transfer
- Then DMA unit source, destination, request line are programmed, DMA unit signals end of the transfer by interrupt

## Example of DMA transfer for hard-disk



## Decentralized controllers/DMA – integration into peripherals



## Bus Master DMA and IO (Co)Processors

- Intelligent peripherals
- Peripheral is equipped by own controller (CPU)
  - Finite state machine
  - Input/output processor (IOP) etc.
- Transfer processing sequence
  - Superordinate CPU/system stores sequence of the data and control blocks into main memory
  - Configures or programs controller integrated into peripheral and that controls data transfers from/to main memory
  - After all transfers are finished (sometimes after the whole first packet received) signals CPU that state by interrupt
- CPU/operating system processes interrupt and reschedules to task waiting for data

## Where the problems lie? DMA and I/O pitfalls



## Memory mapped peripherals and data consistency/coherence

- Input/output operations and CPU
  - The caching has to be disabled for address ranges where input and or output ports/registers/memory is mapped
  - Pipelined instruction processing alone does not cause problems (except for read after write)
  - Data forwarding, subsequent access (load/store) bypassing and out of order instructions processing collides with I/O code
  - Special synchronization instructions or HW support on CPU level is then necessary to stall instruction execution till (all) previous transfers finis
    - MIPS IV **sync** (lx a sx is finished before subsequent lx)
    - PowerPC
      - eieio (Enforce In-Order Execution of I/O) Instruction
      - sync not only for I/O access but even for I memory reads
  - The similar has to be done on compiler level to suppress unintended optimizations (volatile, ...)

Paul E. McKenney: Memory Ordering in Modern Microprocessors

Wikipedia: http://en.wikipedia.org/wiki/Memory\_ordering

## Atomic operations, compilers and STL

```
    C++ std::atomic_int, std::atomic_intptr_t, ...
typedef enum memory_order
{
        memory_order_relaxed, memory_order_consume,
        memory_order_acquire, memory_order_release,
        memory_order_acq_rel, memory_order_seq_cst
    } memory_order;
    C1x
```

## C++11 Memory Model and GCC implementation

# C++11 memory models

- \_\_ATOMIC\_RELAXED No barriers or synchronization.
- \_\_ATOMIC\_CONSUME Data dependency only for both barrier and synchronization with another thread.
- \_\_ATOMIC\_ACQUIRE Barrier to hoisting of code and synchronizes with release (or stronger) semantic stores from another thread.
- \_\_ATOMIC\_RELEASE Barrier to sinking of code and synchronizes with acquire (or stronger) semantic loads from another thread.
- \_\_ATOMIC\_ACQ\_REL Full barrier in both directions and synchronizes with acquire loads and release stores in another thread.
- \_\_ATOMIC\_SEQ\_CST Full barrier in both directions and synchronizes with acquire loads and release stores in all threads.

## Atomic Operations Defined by C++11 Standard

- type \_\_atomic\_load\_n (type \*ptr, int memmodel)
   RELAXED, SEQ\_CST, ACQUIRE and CONSUME
- void \_\_atomic\_load (type \*ptr, type \*ret, int memmodel)
- \_atomic\_store\_n (type \*ptr, type val, int memmodel)
   RELAXED, SEQ\_CST, RELEASE
- void \_\_atomic\_store (type \*ptr, type \*val, int memmodel)
- \_\_atomic\_exchange\_n (type \*ptr, type val, int memmodel)
   RELAXED, SEQ\_CST, ACQUIRE, RELEASE and
   ACQ REL
- void \_\_atomic\_exchange (type \*ptr, type \*val, type \*ret, int memmodel)


#### C++11 Compare and Swap

- bool \_\_atomic\_compare\_exchange\_n (type \*ptr, type \*expected, type desired, bool weak, int success\_memmodel, int failure\_memmodel)
- bool \_\_atomic\_compare\_exchange (type \*ptr, type \*expected, type \*desired, bool weak, int success memmodel, int failure memmodel)

## C++11 Arithmetic and Logic Operations

- type atomic add fetch (type \*ptr, type val, int memmodel)
  - add, sub, and, xor, or, nand
- type atomic fetch add (type \*ptr, type val, int memmodel)
- bool atomic test and set (void \*ptr, int memmodel)
- void atomic clear (bool \*ptr, int memmodel)
- void atomic thread fence (int memmodel)
- void atomic signal fence (int memmodel)
- bool atomic always\_lock\_free (size\_t size, void \*ptr)
- bool atomic is lock free (size\_t size, void \*ptr)


## Scalability Bottleneck in Memory Access from Multiple Cores




Number of CPU cores

Example of single shared written cache line ruining application throughput

## Price of Collisions in Single Row of the Memory Cache



## Which Algorithms and Approaches are Scalable?



#### Source

The Scalable Commutativity Rule: Designing Scalable Software for Multicore Processors by Austin T. Clements

## Program Constructions That Are Scalable for Multiple Threads

- Scalability: use scalable data structures
  - Linear arrays and arrays radix
  - Hash tables
  - Do not use binary / balanced trees for shared data
- Delaying action / cleaning defer work, reference tracking, read copy update RCU postponed release / cancellations
- Prevent pessimistic operations by optimist check
  - Only when the check of the object determines that change is required proceed with actions required for change (locking etc.) of an entry or file file, etc.
- At the level of work with the operating system use only such operation that is necessary
- Use access (F\_OK) to check existence of a file instead of checking the return code of the open or read operations

## DMA and data consistency

- DMA transfers originate/target main memory bypassing cache
- CPU writes has to be finished before (writeback!)
- Data from peripheral stored to memory cannot be used unitila (partial) cache invalidation or previous flush is issued
- CPU/memory management unit needs to control cacheability of given pages/cache rows
  - PowerPC
    - dcbf (Data Cache Block Flush), clcs (Cache Line Compute Size), clf (Cache Line Flush), cli (Cache Line Invalidate), dcbi (Data Cache Block Invalidate), dcbst (Data Cache Block Store), dcbt (Data Cache Block Touch), dcbtst (Data Cache Block Touch for Store), dcbz/dclz (Data Cache Block Set to Zero), dclst (Data Cache Line Store), icbi (Instruction Cache Block Invalidate), sync (Synchronize)/dcs (Data Cache Synchronize)
  - MIPS specialized instruction named cache


#### **Exceptions and interrupts**

- Exceptions anomalous or exceptional situations (blocking further regular execution) requiring special processing
  - In a MIPS CPU case next main sources are recognized
    - Arithmetic overflow (result for integer/saturated arithmetic not fit )
    - Undefined instruction is to be executed (unknown opcode for IR type instruction or unknown function for R type)
    - System call (syscall instruction)
  - Data unavailable or write fault
    - Bad address or page marked as invalid
    - Bus error detected (parity, ECC, acknowledge limit exceed)
- Asynchronous/external exceptions (interrupts)
  - Maskable, can be disabled in state/control world of CPU, possibly based on source priority (peripherals, timers, counters)
  - Non-maskable HW faults, supervision circuits (Watch Dog)

## Steps of exception or interrupt processing

- Exception is accepted/processed usually unconditionally, external interrupt only if not masked or if non-maskable
- CPU state vector is saved including PC (on system stack or to the special registers)
- Program Counter is preset to the starting address of handler according to exception type or even interrupt source number
- Servicing routine starting at that address is executed
- It stores state of other registers on stack, communicates with peripheral, loads missing page, informs about nonrecoverable task fault or whole system, etc.
- If recoverable restores registers values to state before entry
- Routine is finalized by special exception return instruction which switches CPU into previous state and allows continuation of interrupted code

## Block diagrams of exception processing



# MIPS – registers for exceptions status and control

Register name	Register number	Usage
Status	12	Interrupt mask and enable bits
Cause	13	Exception type
EPC	14	Following address of the instruction where the exception occurred

#### Cause register

Number	Name	Description
00	INT	External Interrupt
01	IBUS	Instruction bus error (invalid instruction)
10	OVF	Arithmetic overflow
11	SYSCALL	System call

#### Status register - for disabling interrupts and exceptions

Bit	Interrupt/exception
3	INT
2	IBUS
1	OVF
0	SYSCALL

## MIPS – exception/interrupt processing

CPU accepts interrupt request, exception or syscall opcode

```
EPC <= PC
Cause <= (cause code for event)
Status <= Status << 4
PC <= (handler address)</pre>
```

Interrupt service routine/exception handler startup is responsible for

- identification of request cause from co-processor 0 **mfc0 rd, rt**
- CPU state can be controlled by instruction mtc0 rd, rt
- rd is gen. purpose register, rt is one of co-processor 0 registers

The **rfe** instruction finalizes exception handling and returns to previous state

```
PC <= EPC
Status <= Status >> 4
```

## Precise exception processing

- If interrupt/exception is successfully handled (i.e. missing page has been swapped in, etc.) and execution continues at instruction before which interrupt has been accepted, then interrupted code flow is not altered and cannot detect interruption (except for delay/timing and cases when state modification is intended/caused by system call)
- Remark: Precise exception handling is most complicated by delayed writes (and superscalar CPU instruction reordering) which leads to synchronous exceptions detected even many instruction later than causing instruction finishes execution phase. Concept of state rewind or "transactions" confirmation is required for memory paging in such systems.

#### Evaluation of the exception source


- Software cause evaluation (polled exception handling)
  - All exceptions/interrupts start same routine at same address i.e. for MIPS that routine starts at 0x00000004 address
  - Routine reads source from status register (MIPS: cause registr)
- Vectored exception handling
  - CPU support hardware identifies cause/source/interrupt number
  - Array of ISR start addresses is prepared on fixed or preset (VBR vector base register) address in main memory
  - CPU computes index into table based on source number
  - CPU loads word from given address to PC
- Non-vectored exception handling with more routines/initial addresses assigned to exception classes and IRQ priorities
- Additional combinations when more addresses are used for some division into classes or some helper HW provides decoding speedup

## Asynchronous and synchronous exceptions/interrupts

- External interrupts/exceptions are generally asynchronous –
   i.e. they are not tied to some instruction
  - RESET- CPU state initialization and (re)start form initial address
  - NMI non-maskable interrupt (temperature/bus/EEC fault)
  - INT maskable/regular interrupts (peripherals etc.)
- Synchronous exceptions (and or interrupts) are result of exact instruction execution
  - Arithmetic overflow, division by zero etc.
  - TRAP debugger breakpoint, exception after each executed instruction for single-stepping, etc.
  - Modification of interrupted code flow state (registers, flags, etc.)
    is expected for some of these causes (unknown instruction
    emulation, system calls, jump according to program provided
    exception tables, etc.)

## Interrupt – operating systems level I/O processing

When peripheral transfers data, task is suspended/waiting (and other work could be done by CPU). Data arrival results in IRQ processing, CPU finalizes transfer and original task continues



source: Free Electrons: Kernel, drivers and embedded Linux development http://free-electrons.com

## Real-time clocks and supervisor (watchdog) circuits

- real-time clocks
  - provide real/wall clock time (local/UTC)
- timer
  - periodic or one shot timer interrupt (timer INT), time finctions
- supervisor/watchdog circuits
  - protects system against SW and HW faults and power supply lost/faults (watchdog, power fail)

