Advanced Computer Architectures

01 Introduction



Czech Technical University in Prague, Faculty of Electrical Engineering Slides authors: Michal Štepanovský, Pavel Píša

Ver.2.00

Abstraction Layers in Modern Systems



Reference: John Kubiatowicz: EECS 252 Graduate Computer Architecture, Lecture 1. University of California, Berkeley

B4M35PAP Advanced Computer Architectures



- Two different processors can implement exactly the same ISA, but internal structure (micro-architecture) of these processors can vary significantly (different pipelines, etc.)
- Organization view from the top (memory subsystem, buses, control unit,...)
- Hardware view from the bottom (logic circuits, technology, ...)

What is it?



First Transistor (Bell Labs) – Dec. 23, 1947

First integrated circuit (IC) Jack Kilby's original IC (Texas Instruments) - 1958

Technology constantly on the move!

- Num of transistors not limiting factor
 - Currently billions transistors/chip
 - (Xilinx Versal VP1802 ~ 92 · 10⁹)
 - Problems:
 - Too much Power, Heat, Latency
 - Not enough Parallelism
- 3-dimensional chip technology?
 - Sandwiches of silicon
 - "Through-Vias" for communication
- On-chip optical connections?
 - Power savings for large packets
- The Intel® Core™ i7 microprocessor ("Nehalem")
 - 4 cores/chip
 - **45 nm**, Hafnium hi-k dielectric
 - 731M Transistors

Reference: John Kubiatowicz: EECS 252 Graduate Computer Architecture, Lecture 1. University of California, Berkeley





K.Asanovic: VLSI for Architects - Advanced VLSI Computer Architecture,

http://groups.csail.mit.edu/cag/6.893-f2000/lectures/I02-vlsi-for-archs.pdf, Copyright 2000, Krste Asanovic.

Transistors - Today



IBM SOI Technology

K.Asanovic: VLSI for Architects - Advanced VLSI Computer Architecture, <u>http://groups.csail.mit.edu/cag/6.893-f2000/lectures/l02-vlsi-for-archs.pdf</u>, *Copyright 2000, Krste Asanovic.* B4M35PAP Advanced Computer Architectures

Gordon Moore



- The speed of electrical signals is limited by the speed of light (and depends on the material properties of the medium) -> at 3.6GHz – period is 0.278 ns => 8.3 cm (the propagation delay of interconnection is higher than gate switching time)
- The ultimate minimum feature size may be determined by atomic spacing in Si, the lattice constant is ~0.5 nm.

Dmitri Nikonov: Beyond CMOS computing - 1. CMOS Scaling. h <u>ttp://nanohub.org/resources/18348/download/NikonovBeyondCMOS_1_scaling.pdf</u> S. Demlow: A Brief History of the field of VLSI, ECE 410, January 9, 2012

Syllabus and Subject Goals – Lectures

1. Lecture – Introduction into modern computer architectures

Control flow computers and Data flow computers (Data driven, Demand driven). Classification of computer architectures by Flynn's taxonomy. Parallel processing – multicore, multiprocessor and multiple computers based systems, the concept of parallel processing. Amdahl's and Gustafson's law. Performance metrics.

2. Lecture – From the scalar to the superscalar processors (Basic organization of superscalar processor)

Superscalar processors with static, dynamic, and hybrid scheduling of instructions execution.

3. Lecture – Superscalar techniques I – Data flow inside the processor (register data flow) Registers renaming (Tomasulo algorithm) and data speculation. Precise exception support.

4. Lecture – Superscalar techniques II – Instruction flow, speculative execution (Control Speculation)

Prediction, predictors and instruction prefetching. Static and dynamic predictions; Smith's predictor, two-level predictors with local and global history, bi-mode, adaptive branch prediction technique, and more. Branch misprediction recovery

5. Lecture – Superscalar techniques III – Memory data flow, VLIW and EPIC processors Data flow from / to memory. Load bypassing and Load forwarding. Speculative load. Some other ways to reduce memory latency. VLIW and EPIC processors. Use of data parallelism, SIMD and vector instructions in ISA. Loop unrolling and Software pipelining – Execution on WLIV and superscalar processor.

6. Lecture – Memory subsystem

Non-Blocking cache, Victim cache, Virtual memory and cache

Syllabus and Subject Goals – Lectures

7. Lecture – Multiprocessor systems and memory coherence problem.

Multiprocessor computers architectures. Distributed and shared memory systems (DMS, SMS). Symmetric multiprocessor computer architectures. Methods to ensure coherence in SMP.

8. Lecture – Multiprocessor systems and memory consistency problems.

Rules for performing memory operations, ensuring sequential consistency, memory consistency models.

9. Lecture – Parallel Systems Programming I.

Parallel systems programming concepts, using Message Passing Interface (MPI) and Open Multi-Processing (OpenMP) to create parallel programs.

10. Lecture – Programming of parallel systems II.

Synchronization. Code optimization. Cache maintenance, consequences of coherence protocols.

11. Lecture – Interconnection networks

Static and dynamic interconnection networks

12. Lecture – Use of graphic accelerators (GPU) and General-purpose computing on graphics processing units (GPGPU)

13. Lecture – Time and space parallelization in practice. Sample of selected partitions on processor Intel Nehalem, AMD Opter

Sample of selected partitions on processor Intel Nehalem, AMD Opteron, IBM Power, ARM, AArch64, RISC-V

14. Lecture – Perspectives and limitations of future development and history

Syllabus and Subject Goals – Seminars

Part I – Hardware description language

Seminar project: Design of simple CPU in Verilog/VHDL

Part II – Programming of parallel systems

Seminar project: Development of program for multiprocessor parallel system (cluster of multicore CPUs)

Part III – Semester projects processing, presentation and defense

Seminar project: Design of a simple pipelined CPU, based on work from Part I

The basic computer architectures knowledge is expected for smooth start of the course learning curve. Students of the FEE of Czech Technical University have opportunity to gain this knowledge in frame of

B35APO – Computer Architectures course

https://cw.fel.cvut.cz/wiki/courses/b35apo

Assessment Award Requirements and Exam

- Participation in seminars compulsory (2 absences without confirmation from a doctor tolerated)
- Submitting of all seminar projects
- Exam:
 - Passing the written part of the exam (at least 60%)
 - Oral examination

Subject web pages: https://cw.fel.cvut.cz/wiki/courses/b4m35pap

Literature:

- Hennesy, J. L., Patterson, D. A.: Computer Architecture : A Quantitative Approach, Sixth Edition, San Francisco, Morgan Kaufmann Publishers, Inc., 6th Edition (December 7, 2017)
- Shen, J.P., Lipasti, M.H.: Modern Processor Design : Fundamentals of Superscalar Processors, First Edition, New York, McGraw-Hill Inc., 2004
- Grama A., Gupta, A. et al.:Introduction to Parallel Computing, Second Edition, Addison Wesley, 2003

Hennesy, J. L., Patterson, D. A. and Computer Architecture

 Paterson, D., Hennessey, V.: Computer Architecture: A Quantitative Approach 6th Edition, Morgan Kaufmann; 6th Edition (December 7, 2017), ISBN-13 : 978-0128119051







John Leroy Hennessy 10th President of Stanford University Works: RISC processors MIPS, DI X a MMIX

2017 Turing Award for pioneering a systematic, quantitative approach to the design and evaluation of computer architectures with enduring impact on the microprocessor industry. \rightarrow A New Golden Age for Computer Architecture – RISC-V



Krste Asanovi

D. Patterson's student, RISC-V main author https://people.eecs.berkeley.edu/~krste/

General View of Computer and Its Operation

• We understand to the term *computer* as a general purpose device that can be programmed to process the input data **automatically**



- The program can be defined as a specification of set of operations over the operands (data being processed) that are required to perform the required task (obtaining the results).
- F = (A*B + C*D) / (E+2), A,B,C,D,E – inputs; F – outputs; ...expressed in programming language to compute result → program

```
Considering: F = (A*B + C*D) / (E+2)
```

Control Flow approach:

- Mult Reg1, A, B
- Mult Reg2, C, D
- Add Reg1, Reg1, Reg2
- Add Reg2, E, 2
- Div F, Reg1, Reg2
- Write F

The computer activity is determined by the sequence of instructions...

Considering: F = (A*B + C*D) / (E+2)

Control Flow approach:

- Mult Reg1, A, B
- Mult Reg2, C, D
- Add Reg1, Reg1, Reg2
- Add Reg2, E, 2
- Div F, Reg1, Reg2
- Write F

The computer activity is determined by the sequence of instructions...







Control Flow vs. Data Flow

- The instructions are executed sequentially as they are written, respectively, as determined by the program counter (PC' = PC+1).
- Special control flow instructions (jumps) are used to alleviate this rule
 - \rightarrow Imperative programming
- Optional out-of-order execution of instructions (enabling better HW utilization) has to produce the same results as the program in its original form

- Instruction in DF computer is represented as the {operation; source(s); destination} template
- Instruction is executed every time when all its source operands are available/computed
- DF computer does not have a program counter
- The order of instruction execution is based on data dependencies and resources availability → independence of the instruction from the location in the program

Control Flow

- Four subsystems (von Neumann): Memory (Mem), Arithmetic logic unit (ALU), Control Unit, Input/Output subsystem (I/O)
- Control Unit controls all subsystems instructions cycle (instruction fetch, decode, execute etc.)



Data Flow

<u>Basic elements:</u>

 Nodes (add, if, switch, merge, not,...), Edges (data, control), Tokens (data, control)

Architecture:

- Static (only one token per edge allowed ensured by graph construction, hence there is no reason to map certain node to the more computational nodes (processing element or unit – PU; program graph is statically allocated to physical nodes PUs)
- Dynamic (more tokens, ordering identified by Tag)
- Hybrid (more tokens; two modes of execution: 1. FIFO (incoming tokens are placed into queue), 2. ordering is identified by Tag)

Execution:

- Static (execution is fired only when no token is on output, and all operation inputs are ready, tokens are present)
- Dynamic

Data Flow

Dynamic architecture of a DF computer



Data Flow – Mechanisms to support DF

- Evaluation of conditions for nodes to be executable (all input operands available).
- Ready nodes (instruction) scheduling to available processing units/processors/PU
- Token flow between nodes (from output node towards input node)
- Dynamic nodes (or subgraphs) support due to cycles in the graph (Certain node in the graph may need several instances)
- Distinction between tokens of different instances of the same node
- Interaction with computer (I/O)
- Detection of EndOfProgram

- Development and progress in 70s and 80s
- Nowadays DF used in specialized devices (notably FPGA, SoC)

e.g., in a reconfigurable SoC, for example for MPEG4 video decoding[1] (9 hierarchical FSM, 31 states, 44 transitions, 89 SDF nodes),

or in coprocessor for image processing[2] (bar code recognition) and more...

Sources:

- [1] Sunghyun Lee, Sungjoo Yoo, Kiyoung Choi: Reconfigurable SoC Design with Hierarchical FSM and Synchronous Dataflow Model (2002).
- [2] Richard Thavot, Romuald Mosqueron et al. : Dataflow design of a co-processor architecture for image processing. DASIP 2008, Bruxelles, Belgium, 24-26 November 2008.
- [3] John A. Sharp: Data Flow Computing: Theory and Practice
- [4] http://comjnl.oxfordjournals.org/cgi/reprint/33/3/230

Classification of computer architectures by Flynn's taxonomy

proposed by Michael J. Flynn in 1966

http://arith.stanford.edu/~flynn/

- **SISD** (Single Instruction stream Single Data stream) classic von Neumann architecture without parallelism
- SIMD (Single Instruction stream Multiple Data stream) many Processing Units (PU/PE); In history: CM-5, ILLIAC IV; vector and matrix computers; Today, various ISA extensions for (short 4 to 512 element) vector operations (MMX, SSE,...), and also in GPU → local support
- **MISD** (Multiple Instruction stream Single Data stream) pipelining? Questionable if MISD? ; Yes for fault-tolerant systems – same data flow processed multiple times and results are compared
- **MIMD** (Multiple Instruction stream Multiple Data stream) multithreading, multi-core CPUs, multi-processor systems and multiple interconnected computers (Cluster, Grid, Cloud)
 - SPMD (Single Program stream Multiple Data stream)
 - MPMD (Multiple Program stream Multiple Data stream)





Supercomputers history

Cray II

World fastest computer from 1985 until 1989. 1,9 Gflops peak vector performance

Cray I (1976)

Source:http://ed-thelen.org/comp-hist/Shustek/ShustekTour-03.html

B4M35PAP Advanced Computer Architectures

CRAY-2S/S-128

DHD'

Another Supercomputer Designed by Cray



Another Supercomputer Designed by Cray

- Cray XT5-FIE (Top system in September 2010)
- MPP (Massivly Parallel Processor)
- Performance 1 759 000 Gflops (Rmax), Rpeak = 2,3 PFlops
- 224 162 computational nodes (37 376 processors)
- dual hex-core AMD Opteron 2435 (Istanbul) processors operating at 2.6GHz (10.4 GElops)
- 300TB memory
- Disk capacity 10.7 PB
- Linux

Information sources: http://www.top500.org/system/details/10184 http://www.nccs.gov/computing-resources/jaguar/

B4M35PAP Advanced Computer Architectures



Cray XT5-HE



- Each node two 6-core processors
- Each node 25.6 GB/s throughput to the local memory, 6.4GB/s to the network
- Nodes interconnected in 3D torus
- 12 OpenMP or MPI tasks in node, MPI between nodes
- Libraries for message passing (sending/receiving): MPI 2.0, SHMEM

http://www.scidacreview.org/0901/html/hardware.html

Top 500 most powerful supercomputers – in 2018

Architecture

• Cluster (87.4%), MPP (12.6%)

Operating system

• Linux (100%)

Number of processing units (VE)

 2049-4096 (22%), 4k - 8k (58%), 8k – 128k (18%), more than 128 000 VE (1%)

Accelerator

 Nvidia Tesla P100 48.2, Other Tesla 27.8, Intel Xeon Phi 3%

Vendors from Top 10

IBM (3), Cray (4), China NRCPC/NUDT (2), Fujistu (2)

The most powerful in September 2011, 2014 in the 4. place

- K computer, Fujitsu Cluster
- SPARC64 VIIIfx 2.0GHz (16 GFlops),
- Tofu interconnect (6-dimensional toroid)
- Cores: 548 352, (68 544 processors), 45nm
- Performance 8 162 000 GFlops (Rmax), Rpeak = 8.77 PFlops
- Linux, Message Passing Interface (Open MPI)

http://top500.org/system/details/10810

Zdroj obrázku: http://campaign.dubib.com/news/9257_supercomputer-k-computer-takes-first-place-in-world

The most powerful - September 2014, September 2015

- Tianhe-2 (MilkyWay-2)
- Intel Xeon E5-2692 2.2GHz (12 cores, 24 threads, 12 x 32 KB L1 i caches, 12 x 32 KB L1 d caches, 12 x 256 KB L2 caches, 1 x 30 MB L3 cache)
- Intel Xeon Phi 31S1P (57/228)
- Each node: two Xeon processors and three Xeon Phi coprocessors
- Cores: 3 120 000
- Perf. 33 862 700 GFlops (Rmax), Rpeak = 54.9 Pflops
- New trend: Gflops/Watt

http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-phi-coprocessor-datasheet.pdf





Sunway TaihuLight

- 93 PFLOPS (LINPACK benchmark), peak 125 PFLOPS
- Interconnection 14 GB/s, Bisection 70 GB/s
- Memory 1.31 PB, Storage 20 PB
- 40,960 SW26010 (Chinese) total 10,649,600 cores
- SW26010 256 processing cores + 4 management
- 64 KB of scratchpad memory for data (and 16 KB for instructions)
- Sunway RaiseOS 2.0.5 (Linux based)
- OpenACC (for open accelerators) programming standard
- Power Consumption 15 MW (LINPACK)



The most powerful - June 2018

Summit supercomputer – IBM AC922

June 2018, US Oak Ridge National Laboratory (ORNL), 200 PetaFLOPS, 4600 "nodes", 2× IBM Power9 CPU +

6× Nvidia Volta GV100

96 lanes of PCIe 4.0, 400Gb/s

NVLink 2.0, 100GB/s CPU-to-GPU, GPU-to-GPU

2TB DDR4-2666 per node

1.6 TB NV RAM per node

250 PB storage



Source: http://www.tomshardware.com/

POWER9-SO, Global Foundries 14nm FinFET, 8×10⁹ tran., 17-layer, 24 cores, 96 threads (SMT4) 120MB L3 eDRAM (2 CPU 10MB), 256GB/s

Next supercomputer in preparation – FRONTIER

AMD Exascale Computing Technologies

- Peak performance: 1.5 EFLOPS
- Node: 4× AMD Radeon Instinct GPUs, 1× AMD EPYC CPU
- AMD technologies
- CPU-GPU Interconnect: AMD Infinity Fabric
- Coherent memory across the node
- System interconnect: Multiple Slingshot NICs providing 100 GB/s network bandwidth (4× Summit)
- Storage: like Summit.
- AMD open-source software
- Cray PE, AMD ROCm, GCC
- HIP C/C++, OpenMP (offload)

Source: https://www.amd.com/en/products/frontier



Fujitsu – Supercomputer Fugaku – A64FX, 2020 TOP500 #1

- Combine Armv8.2-A (AArch64 only) with Fujistu supercomputer technology, SPARC64 V till now
- 48 computing cores + 4 assistant cores, SVE 512-bit wide SIMD
- HBM2 32GiB, 7nm FinFET, 8,786M transistors
- Tofu 6D Mesh/Torus, 28Gbps x 2 lanes x 10 ports, PCIe
- 158,976 A64FX CPUs, 0.54 exaFLOPS in the FP64
- Custom Linux-based kernel + McKernel light-weight kernel



Source: Fujitsu High Performance CPU for the Post-K Computer, 2018

B4M35PAP Advanced Computer Architectures

- Every program consists of some serial (sequential) portion. Let's call it an α .



• Speed-up by execution on 1 to 8000 processing units (PU) and α choices 0.05, 0.10, 0.25 a 0.5.



• Speed-up: Effic

$$S(n) = \frac{T(1)}{T(n)} \qquad \qquad E(n) = \frac{S(n)}{n} = \frac{T(1)}{nT(n)}$$

where T(1) is the computing time when only one Processing Unit (PU) is used, T(n) when n PUs are used.



Is time enhanced/reduced by factor two when we use 2 PUs?

• Speed-up: Ef

$$S(n) = \frac{T(1)}{T(n)}$$
 $E(n) = \frac{S(n)}{n} = \frac{T(1)}{nT(n)}$

where T(1) is the computing time when only one Processing Unit (PU) is used, T(n) when n PUs are used.

<u>Amdahl's law:</u>

 We have a serial computer (only one PU). The execution of our program takes 10 hours, but only 1 hour is serial portion, the rest of the program can be parallelized.

When increasing number of PUs, we will never get under 1 hour!

We can express speed-up for $n \to \infty$:

$$\lim_{n \to \infty} S(n) = \lim_{n \to \infty} \frac{T(1)}{T(n)} = \frac{10}{1} = 10$$

• Example: Let's consider α = 0.05 (5%).

For
$$n = 5$$
: $S(5) = 4.17$
 $n = 10$: $S(10) = 6.9$
 $n = 100$: $S(100) = 16.9$
 $n \to \infty$: $S(\infty) = 20$



How many PU would you like to buy?

Amdahl's law

• Example: Let's consider $\alpha = 0.05$ (5%).

For
$$n = 5$$
: $S(5) = 4.17$
 $n = 10$: $S(10) = 6.9$
 $n = 100$: $S(100) = 16.9$
 $n \to \infty$: $S(\infty) = 20$



 Cray XT5-HE has n = 224 162, K computer: n = 548 352.

77% of the most powerful supercomputers have number of PUs over 4k.

Is such a large number of PUs/cores efficiently usable? / What type of problems are these systems designed for?

Gustafson's Law

• Example: We have a parallel computer. The execution of our program takes 10 hours, but only 1 hour is serial portion, the rest of the program is parallelizable. If the same task will be solved on serial computer, it will takes T(1) = 1 + n*9 hours. Therefore S(n) = (1 + n*9) / 10; and then $S(n \to \infty) = \infty$.



Gustafson's Law

• Example. Let's consider $\alpha' = 0,05$ (5%).

For
$$n = 5$$
: $S(5) = 4.8$
 $n = 10$: $S(10) = 9.55$
 $n = 100$: $S(100) = 95.05$
 $n \to \infty$: $S(\infty) = \infty$

<u>Summary:</u>

- Amdahl Pessimistic: A sequential portion of the program requires same time on a parallel computer as it takes on a serial one.
- Gustafson Optimistic: A sequential portion of the program requires same time on a parallel computer as it takes on a serial one.

Where is a difference? α is not same as α' ; Gustafson's law assumes the changing magnitude of the problem with the changing computing environment without increase of time required for serial program portion.

Amdahl vs. Gustafson

- born November 16, 1922
- Amdahl, G.M., Validity of singleprocessor approach to achieving large-scale computing capability, *Proceedings of AFIPS Conference,* Reston, VA. 1967. pp. 483-485.

- born January 19, 1955
- Gustafson, J.L., Reevaluating Amdahl's Law, CACM, 31(5), 1988.
 pp. 532-533.



[1] http://en.wikipedia.org/wiki/Gene_Amdahl[2] http://en.wikipedia.org/wiki/John_Gustafson_%28scientist %29

• Example

We can replace the existing processor (PU) with a new, 10 times more powerful one. The current processor is loaded at 50%, the rest of the time (50%) waits for I/O operations. What total gain would the CPU replace achieve?

• Example

Let's assume we've achieved an 80x acceleration on a 100-processor system. Which part (percentage) of the program is sequential? How many percent of the time does the sequential part of the program work on this system? Are these percentages the same?

Computer performance

Aspects of performance

- Processing speed
- Response time
- Throughput
- Availability
- Latency
- Scalability
- Power consumption

In parallel processing (parallel computers):

• degree of parallelism

• Degree of parallelism (parallelism profile) is the number of PU used to execute for each time period



Metrics of performance

 Compare of computer performances – which one is the best?

	computer A	computer B	computer C
program 1	12 min	1 hour	1 hour
program 2	20 min	40 min	10 min
program 3	5 hours	1 hour	2 hours

The total amount of time required to execute a particular program is:

$$\Gamma = IC.CPI.T_{CLK}$$

IC – Instruction Count (to be executed from program to compute results) CPI – Cycles per Instruction

 T_{CLK} – time period of cycle (reciprocal of the clock frequency)

For a given ISA (Instruction Set Architecture), the processor design is the optimization of CPI and T_{CLK} .

MIPS (Million Instructions per second) where IPS = IC / T = IPC_{str}.f_{CLK}, MOPS (Operations), MFLOPS (Floating point Operations) - all is dependent on the program and data to be processed and depends on instruction set (ISA) used on given computer... (Dhrystone MIPS are different, normalized to predefined scale for given task)

Program throughput::

$$W = 1 / T = IPC.f_{CLK} / IC$$

IPC – Instructions per Clock

Metrics of performance

ALU Performance Dhrystone GIPS

3		216.72
3		216.13
3	157.6	
3	157.26	
3	151.49	
3	151.49	
3	146	
3	142.44	
3	138.29	
3	114.3	
3	111	
3	108.19	
3	108	
3	104.74	
3	103.91	
3	101.49	
_		

Intel Core i7-3930K 3.2 GHz, DDR3-1600, 1.5 MB L2, 12 MB L Intel Core i7-3960X 3.3 GHz, DDR3-1600, 1.5 MB L2, 15 MB L Intel Core i7-990X 3.47 GHz, DDR3-1066, 1.5 MB L2, 12 MB L Intel Core i7-3770K 3.5 GHz, DDR3-1600, 1 MB L2, 8 MB L Intel Core i7-980 3.33 GHz, DDR3-1066, 1.5 MB L2, 12 MB L Intel Core i7-980X 3.33 GHz, DDR3-1066, 1.5 MB L2, 12 MB L Intel Core i7-970 3.2 GHz, DDR3-1066, 1.5 MB L2, 12 MB L Intel Core i7-2700K 3.5 GHz, DDR3-1333, 1 MB L2, 8 MB L Intel Core i7-2600K 3.4 GHz, DDR3-1333, 1 MB L2, 8 MB L AMD FX 8350 4 GHz, DDR3-1866, 8 MB L2, 8 MB L Intel Core i5-3570K 3.4 GHz, DDR3-1600, 1 MB L2, 6 MB L AMD FX 8170 3.9 GHz, DDR3-1866, 8 MB L2, 8 MB L Intel Core i5-3550 3.3 GHz, DDR3-1600, 1 MB L2, 6 MB L Intel Core i5-2500K 3.3 GHz, DDR3-1333, 1 MB L2, 6 MB L Intel Core i5-3470 3.2 GHz, DDR3-1600, 1 MB L2, 6 MB L AMD FX 8150 3.6 GHz, DDR3-1866, 8 MB L2, 8 MB L

Example

2 GHz processor executes the program with the following mix of instructions. What is the mean of CPI, the speed of program execution (MIPS), the program throughput (Wp), and the execution time (T)?

Instruction type	Number of	Number of clock
	IIIStructions	Cycles
Integer arithmetics	45000	1
Data transfer	32000	2
Floating-point arithmetics	15000	3
Control transfer (jump)	8000	2

Used symbols

- T_{CLK} Clock period
- f Clock frequency:
 - IC Program size (instruction count)
- C Total number of cycles needed to execute program

Metrics of performance

- Let's { R_i } are execution speeds of different programs i = 1, 2, ..., m measured in MIPS (MFLOPS), or IPS (FLOPS)
- The arithmetic mean performance: R_{a}

$$R_{a} = \sum_{i=1}^{m} \frac{R_{i}}{m} = \frac{1}{m} \sum_{i=1}^{m} R_{i}$$

 R_a is equally weighted (1/m) in all programs and is proportional to the sum of the IPC, but not the sum of execution times (inversely proportional). Arithmetic mean (average) not generally usable:

$$\begin{split} R_{a} &= \frac{1}{2} \left(R_{1} + R_{2} \right) = \frac{1}{2} \left(\frac{IC_{1}}{T_{1}} + \frac{IC_{2}}{T_{2}} \right) = \frac{1}{2} \left(\frac{IC_{1}}{IC_{1}.CPI_{1}T_{CLK}} + \frac{IC_{2}}{IC_{2}.CPI_{2}T_{CLK}} \right) = \\ &= \frac{1}{T_{CLK}} \left(\frac{IPC_{1} + IPC_{2}}{2} \right) = \frac{1}{T_{CLK}} \left(\frac{IC_{1}}{2C_{1}} + \frac{IC_{2}}{2C_{2}} \right) \quad but \quad IPC_{1,2} = \frac{IC_{1} + IC_{2}}{C_{1} + C_{2}} \end{split}$$

$$\begin{aligned} \text{Only iff } C_{1} &= C_{2} \text{ (total number of cycles of both programs is equal) then} \\ R_{a} \text{ is usable} \end{aligned}$$

 In practice: The arithmetic mean of execution speed of two (or more) different programs is not related to overall execution speed! Not usable!

Metrics of performance

<u>The geometric mean:</u>

It does not summarize real performance. It has no inverse relation to overall execution time of all programs. Usable only for comparison with normalized results to reference compute. m

 $R_a =$

 R_i^m

The harmonic mean: $R_{h} = \frac{1}{\sum_{i=1}^{m} \frac{1}{R_{i}}}$ $R_{h} = \frac{2}{\frac{1}{R_{1}} + \frac{1}{R_{2}}} = \dots = \frac{1}{T_{CLK}} \left(\frac{2}{CPI_{1} + CPI_{2}}\right) = \frac{1}{T_{CLK}} \frac{2IC_{1}IC_{2}}{C_{1}IC_{2} + C_{2}IC_{1}}$

Only iff $IC_1 = IC_2$ (both programs are of the same size)then R_h is usable

• There exist even <u>weighted</u> versions of these performance metrics.

- So, how we can do a comparison between computers (processors)?
- The "processor speed" highly depends on the used benchmark!
- Actually, it is not the "processor speed", but the speed of execution of that benchmark.

The goal is to maximize the program throughput M = 1/T = 100 f = 1/C

$$W = 1 / T = IPC \cdot f_{CLK} / IC$$

Technology

- The speed of electrical signals is limited by the speed of light (and depends on the material properties of the medium) -> at 3.6GHz – period is 0.278 ns => 8.3 cm
- Today: 10 nm CMOS technology (The atomic radius of Si is 0.111 nm)

Architecture (Hardware + Organization of HW + ISA)

- Hardware supported parallelism at lowest level (bit-level parallelism),
- Instruction parallelism (pipelining, superscalar organization, speculative execution, out-of-order execution,...)
- Thread level parallelism,
- Data parallelism (see loop-level parallelism),
- Task-level parallelism (functional and control parallelism)
- Domain specific architectures

Domain Specific Architectures (DSAs)

- Achieve higher efficiency by tailoring the architecture to characteristics of the domain
- Not one application, but a domain of applications
 Different from strict ASIC
- Requires more domain-specific knowledge then general purpose processors need
- Examples: (Neural network processors for machine learning, GPUs for graphics, virtual reality)
- Programmable network switches and interfaces
- More effective parallelism for a specific domain: (SIMD vs. MIMD, VLIW vs. Speculative, out-of-order)
- More effective use of memory bandwidth (User controlled versus caches)
- Eliminate unneeded accuracy (IEEE replaced by lower precision FP, 32-64 bit bit integers to 8-16 bit integers)
- Domain specific programming language

- Lots of opportunities
- But, new approach to computer architecture is needed
- The Renaissance computer architecture team is vertically integrated. Understands:
 - Applications
 - DSLs and related compiler technology
 - Principles of architecture
 - Implementation technology
- Everything old is new again!
- Open Architectures
 - Why open source compilers and operating systems but not ISAa?
 - What if there were free and open ISAs we could use for everything?

Source: A New Golden Age for Computer Architecture with prof. Patterson permission