====== 5. CPU Pipelined Execution  ======

**Pipelined Instruction Execution Hazards, Delay slots, Stages Balancing, Super-scalar Systems**

{{.:b35apo_lecture05-pipeline.pdf|}}

{{.:b35apo_lecture05-pipeline.odp|}}