Computer Architectures

Branch Prediction + Hyper-Threading

Richard Šusta, Pavel Píša



Czech Technical University in Prague, Faculty of Electrical Engineering

Ver.3.50

Control Hazards

- Jump and Branch are great performance losses.
- Jump instruction needs only the jump target address
- Branch instruction requires 2 operations:
 - Branch Result
 Taken or Not Taken
 - Branch Target Address
 - PC + 4 If Branch is NOT Taken
 - PC + 4 + 4 × immediate If Branch is Taken



- Consider heuristic branch Not taken.
- Continue fetching instructions in sequence following the branch instructions.
- If branch is taken (indicated by zero output of ALU):
 - Control generates *branch* signal in ID cycle.
 - branch activates PCSource signal in the MEM cycle to load PC with new branch address.
 - Instructions in the pipeline must be flushed if branch is taken – can this penalty be reduced?



Pipeline Flush

- If branch is taken (as indicated by *zero*), then control does the following:
 - Change all control signals to 0, similar to the case of stall for data hazard, i.e., insert bubble in the pipeline.
 - Generate a signal *IF.Flush* that changes the instruction in the pipeline register IF/ID to 0 (nop).
- Penalty of branch hazard is reduced by
 - Adding branch detection and address generation hardware in the decode cycle – one bubble needed – a next address generation logic in the decode stage writes PC+4, branch address, or jump address into PC.
 - Using branch prediction.



• The result of the comparison is only known in the 4th cycle. Why?



- If we can determine the result of the comparison already in the 2nd cycle, we can reduce misprediction penalty.
- Moving forward can introduce new RAW hazards !!!

Solution of Hazards by Flush



1-Cycle Jump Delay

- If the control logic detects a Jump instruction in the 2nd Stage, then Next instruction is fetched anyway.
- We flush only with one instruction.



Solution of RAW hazards by forwarding



Pipeline version



Single cycle version

Return back to single cycle processor





What we have designed?



Done - designed pipeline processor



Single cycle CPU – Throughput: IPS = IC / T = IPC_{str}. f_{CLK}

- What is the maximal possible frequency of the CPU?
- It is given by latency on the critical path it is **Iw** instruction in our case:

 $TC = t_{PC} + t_{Mem} + t_{RFread} + t_{ALU} + t_{Mem} + t_{Mux} + t_{RFsetup}$



Single cycle CPU – Throughput: IPS = IC / T = IPC_{str}. f_{CLK}

- $Tc = Tc_{instr} + Tc_{proc}$ = $(t_{PC} + t_{Mem}) + (t_{RFread} + t_{ALU} + t_{Mem} + t_{Mux} + t_{RFsetup})$
- Consider following parameters:

| t _{PC} | = 30 ns | t _{Mem} | = 300 ns |
|---------------------|---------|---------------------|----------------------|
| t _{RFread} | = 50 ns | t _{ALU} | = 200 ns |
| t _{Mux} | = 20 ns | t _{RFsetu} | _p = 20 ns |

If Tc_{instr} is executed paralel with $Tc_{proc,}$ then $Tc_i < Tc_p$, and $Tc_p = 50+200+300+20+20$ = 590 ns = 1.69 MHz -> IPS = 1 690 000 [instructions per second]

Pipeline Processor Performance

If pipeline processor has

- T_c clock cycle
 - P number of pipeline steps

N number of instructions in a program

$$T_{program} = (P + (N-1)) * T_{c}$$

because the 1st instruction needs P cycles to fill the pipeline but each additional instruction only adds one extra clock.

Pipeline Processor Performance : IPS = IC / T

The cycle time is determined by the slowest step

In our case memory is weak step:

T_{men} = 300 ns --> T_{cmin} = 300 ns --> 3 333 kHz

 If we don't consider stall and flush pipelines, then we can say that a program with many N instructions will execute one instruction per cycle.

 $IPS = 1/T_{cmin} = 33333333$ instructions per second

 By introducing a 5-step pipeline, we have improved throughput: 3 333333/ 1 690 000 = 1,97 = ~2 times!

Why so little? Our simple five-point pipeline depends too much on memory access time.

*Prediction of branches

AE0B36APO Computer Architecture

Benchtests of Branch Statistics

- Branches occur every 4-7 instructions on average in integer programs, commercial and desktop applications; <u>somewhat less frequently in scientific ones</u> :-)
- Unconditional branches : approx. 20% (of branches)
- **Conditional** branches approx. **80%** (of branches)
 - 66% is forward. Most of them (~60%) are often Not Taken.
 - 33% is backward. Almost all of them are Taken.
- We can estimate the probability that a branch is taken $p_{taken} = 0.2 + 0.8^* (0.66 * 0.4 + 0.33) = 0.67$

In fact, many simulations show that p_{taken} is **from 60 to 70%**.

See: Lizy Kurian John, Lieven Eeckhout: Performance Evaluation and Benchmarking, *CRC Press 2018*

One-bit Branch Prediction

- A one-bit prediction scheme: a one "history bit" tells what happened on the last branch instruction execution:
 - History bit = 1, branch was previously Taken
 - History bit = 0, branch was previously **Not taken**



Branch Prediction for a Loop



| Execution of | Instruction 4 |
|--------------|---------------|
|--------------|---------------|

| Execu | Old | Next instr. | | | New | Predi |
|-------|-----|-------------|----|------|-----|-------|
| seq. | bit | Pred. | | Act. | bit | ction |
| 1 | 0 | 5 | 1 | 2 | 1 | Bad |
| 2 | 1 | 2 | 2 | 2 | 1 | Good |
| 3 | 1 | 2 | 3 | 2 | 1 | Good |
| 4 | 1 | 2 | 4 | 2 | 1 | Good |
| 5 | 1 | 2 | 5 | 2 | 1 | Good |
| 6 | 1 | 2 | 6 | 2 | 1 | Good |
| 7 | 1 | 2 | 7 | 2 | 1 | Good |
| 8 | 1 | 2 | 8 | 2 | 1 | Good |
| 9 | 1 | 2 | 9 | 2 | 1 | Good |
| 10 | 1 | 2 | 10 | 5 | 0 | Bad |

bit = 0 branch not taken, bit = 1 branch taken.



AE0B36APO Computer Architectures





Two-Bit Prediction Buffer Type I

 It is called 2-bit saturating counter. This one has no hysteresis.



Branch Prediction for a Loop



| Execu | Old | Next instr. | | New | Predi | |
|-------|--------------|-------------|----|------|-------|-------|
| seq. | Pred. Buf | Pred. | Т | Act. | Buf | ction |
| 1 | 10 | 2 | 1 | 2 | —11 | Good |
| 2 | 11 🗲 | 2 | 2 | 2 | 11 | Good |
| 3 | 11 🗲 | 2 | 3 | 2 | -11 | Good |
| 4 | 11 | 2 | 4 | 2 | —11 | Good |
| 5 | 11 🕇 | 2 | 5 | 2 | —11 | Good |
| 6 | 11 🕇 | 2 | 6 | 2 | —11 | Good |
| 7 | 11 🕇 | 2 | 7 | 2 | 11 | Good |
| 8 | 11 🗲 | 2 | 8 | 2 | -11 | Good |
| 9 | 11 | 2 | 9 | 2 | -11 | Good |
| 10 | 11 🗖 | 2 | 10 | 5 | 10 | Bad |

Execution of Instruction 4

Two-Bit Prediction Buffer Type II.

This 2-bit saturating counter was modified by adding hysteresis. Prediction must miss twice before it is changed.



Some result of benchtest



Source: https://ieeexplore.ieee.org/document/6918861

H. Arora, S. Kotecha and R. Samyal, "Dynamic Branch Prediction Modeller for RISC Architecture," *2013 International Conference on Machine Intelligence and Research Advancement*, Katra, 2013, pp. 397-401.

Note: This study has used saturating counter with hysteresis (type II).

Correlating Predictors

We can look at other branches for clues

- if (x==2) // branch b1
- if (y==2)
- if(x!=y) { ... }

- ... // branch b2
- // branch b3 depends on the results of b1 and b2

(2,1) Correlated predictor



A (2,1) correlated branch predictor

- (2,1) means 2² = 4 predictors buffers each contains 1 bit
- and uses the behavior of the last 2 branches to choose from 2² predictors.

Correlating Predictors

> Example (2,1) predictor

Hash of branch address



- 2 bits of global history means that we look at T/NT behavior of last 2 branches to determine the behavior of THIS branch.
- The buffer can be implemented as an one dimensional array.
- (m,n) predictor uses behavior of last m branches to choose from 2^m predictor each of them is n-bit predictor.

Correlating Predictors in SPEC89



Note: **SPEC89** is older SPEC CPU benchmark suite that is nowadays replaced by newer sets. It contained:

- gcc INT1 GNU C compiler
- espresso INT PLA optimizing tool
- spice2g6 FP2 Circuit simulation and analysis
- doduc FP Monte Carlo simulation
- **nasa7** FP Seven floating-point kernels
- Ii INT LISP interpreter
- eqntott INT Conversions of equations to truth table
- matrix300 FP Matrix solutions
- fpppp FP Quantum chemistry application
- **tomcatv** FP Mesh generation application

Source of picture: J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach.

Tournament Predictors

- Motivation for correlating branch predictors is 2-bit predictor failed on important branches; by adding global information, performance was improved.
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information *(local branch was taken, not taken)*, and combine them with a selector.
- They use n-bit saturating counter to choose between predictors.
- Hopes to select right predictor for right branch.

Benchtest of Accurancy



*More pipeline steps

AE0B36APO Computer Architecture

Balancing pipeline steps Linear pipeline:

(also: used also in tree summator, multiplier, iterative divider ...)

- Balancing: The goal is to divide the individual blocks into N degrees so that the delays at all levels are as equal as possible ...
- The number of degrees depends on preference: throughput vs. latency

Superzřetězení

- unbalanced 5-step pipeline: IM + fRF + fr + DM + fRF IF ID EX MEM WB
- deeper pipelining resulting from further decomposition brings the possibility of further increasing the operating frequency, but also a number of other problems such as further forwarding, increase in pipeline suspensions, hazards and an increase in the cost of erroneous branch prediction.



- IF First half of instruction fetch; PC selection actually happens here, together with initiation of instruction cache access.
- IS Second half of instruction fetch, complete instruction cache access.
- RF Instruction decode and register fetch, hazard checking, and instruction cache hit detection.
- DF Data fetch, first half of data cache access.
- DS Second half of data fetch, completion of data cache access.
- TC Tag check, to determine whether the data cache access hit.

A small example how to Avoid Branches

On web, you can found out many tricks suitable for time critical loops. This example present how to calculate absolute value of 32 bit signed integer \mathbf{x} without branches.

Code with unpredictable branch dependable on data

| C code | MIPS if x in \$2 | Comment | | |
|-----------------|----------------------------|---|--|--|
| if(x<0) x=-x; | slt \$1, \$2, \$0 | // tmp = x<0 ? 1 : 0 | | |
| | beq \$1, \$0, Skip1 | // if(tmp==0) goto Skip | | |
| | nop | // delay slot | | |
| | sub \$2, \$0, \$2 | // x = - x; | | |
| Skip1: | | | | |
| Fast C code | MIPS if x in \$2 | Comment | | |
| int tmp = x>>31 | ; sra \$1, \$2, 31 | // tmp = x<0 ? -1 : 0 | | |
| x ^= tmp; | xor \$2, \$2, \$1 | // 1 st compliment of x, if tmp=-1 | | |
| x -= tmp; | sub \$2, \$2, \$1 | // add 1 if tmp = 1 | | |

Note: On MIPS with static prediction, we save just 1 instruction. If we compile the C code for an Intel processor with longer pipeline, then a branch miss-prediction is more expensive.

AE0B36APO Computer Architectures

What are pipeline lengths? ...

P5 (Pentium) : 5 P6 (Pentium 3): 10 P6 (Pentium Pro): 14 NetBurst (Willamette, 180 nm) - Celeron, Pentium 4: 20 NetBurst (Northwood, 130 nm) - Celeron, Pentium 4, Pentium 4 HT: 20 NetBurst (Prescott, 90 nm) - Celeron D, Pentium 4, Pentium 4 HT, Pentium 4 ExEd: 31 NetBurst (Cedar Mill, 65 nm): 31 NetBurst (Presler 65 nm) - Pentium D: 31 Core : 14 Bonnell: 16 K7 Architecture - Athlon : 10-15 K8 - Athlon 64, Sempron, Opteron, Turion 64: 12-17 ARM 8-9: 5 ARM 11:8 Cortex A7: 8-10 Cortex A8: 13

• The Optimum Pipeline Depth for a Microprocessor: <u>http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.93.4333&rep=rep1&type=pdf</u>

Cortex A15: 15-25

What are Dynamic multiple-issue processors aka Superscalar processors ?

AE0B36APO Computer Architecture

Definition

Wiki:

• In contrast to a scalar processor that can execute at most one single instruction per clock cycle, a superscalar processor can execute more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to different execution units on the processor.

Q: What does it actually mean "more than one"?

A pipeline that supports multiple outstanding FP operations



Source of picture: J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach.

Pentium 4 - Out-of-order Execution pipeline



[Source: Intel]



Ref: Intel Technology Journal, Volume 06 Issue 01, February 14, 2002

Pentium 4: Netburst Microarchitecture's execution pipeline



Picture is simplified because the pipeline has actually 20 steps. The branch miss prediction penalty is here extremely high.



AMD Bulldozer 15h (FX, Opteron) - 2011



AE0B36APO Computer Architectures

http://en.wikipedia.org/wiki/File:AMD_Bulldozer_block_diagram_(CPU_core_bloack).PNG

Intel Nehalem (Core i7) - 2008



AE0B36APO Computer Architectures

http://en.wikipedia.org/wiki/File:Intel_Nehalem_arch.svg