Verilog – příklad – behaviorální popis



Založení nového projektu v prostředí Xilinx IDE



Založení nového projektu v prostředí Xilinx IDE

📧 ISE Project Navigator		×
File Edit View Project Source Proc	ess Tools Window Help	
: 🗋 🔗 🖬 🕼 😓 🔛 🗛 🗠	「 る (A ア P X X P B A 小 日 日 日 P R 篠 S A	
Getting Started	🖾 New Project Wizard 🛛 🔀	
No project is open Select one of the buttons below to get started	Create New Project Specify project location and type.	
New Project	Enter a name, locations, and comment for the project Name:	
Open Example Project Browser	Description:	
	adresář pro ukládání projektu	
	Select the type of top-level source for the project Top-level source type: HDL	
Console		↔□₽×
	More Info Cancel	
Console Errors Warnings		>

Založení nového projektu v prostředí Xilinx IDE

🚾 ISE Project Navigator					- 2 🛛	
File Edit View Project Source Proce	ss Tools Window Help					
: 🗋 ờ 🗟 🕼 😓 i 🗶 🖸 🖄 🗙	NAMBRIAN	B 🔊 B B I	I 🕞 🛛 🌽 🖡	? 🏥 🖾 📌		
Getting Started	New Project Wizard	lew Project Wizard 🛛 🛛 🕅				
No project is open Select one of the buttons below to get started	Device Properties Specify device and project propert	ies.		Není důležité.		
check out the "What's New" help page, availab the "Help" menu.	Select the device and design flow for th	he project		(Vaše projekty	y nebudou	
New Project	Property Name Product Category Eamily	All Automotive 9500YL		implementová	ny ve	
Open Example	Device Package	Automatic xa9500xl		fyzickém HW)		
Project Browser	Speed	-*		.		
	Top-Level Source Type	HDL		×		
	Synthesis Tool	XST (VHDL/Verilog)		× .		
	Simulator	ISim (VHDL/Verilog)	R	Y		
	Preferred Language	Verilog		×		
	Manual Compile Order					
	Enable Enhanced Design Summary		vybe	ereme simulator	isim,	
	Enable Message Filtering		noho	altornativnă IS	E Simulator	
Console	Display Incremental Messages		nebu			
	More Info		<	Back Next > Cancel		





📧 ISE Project Navigator - \\tsclient	t\D\tmp2\xilinx\prvni_cviceni\prvni_cviceni.xis	e		💶 🗗 🗙
File Edit View Project Source Pr	rocess Tools Window Help			
i 🗋 🆻 🗐 🎒 😓 i 🗶 🖻 🛅 :	I K B R X K R N N N X	3888	* 1	
Design ↔ D	18×			
Sources for: Implementation				
Hierarchy	🖾 New Source Wizard			
Image: state sta	Define Module Specify ports for module.			
61 673	Module name prvni_obvod			vstupy
EXA	Port Name	Direction Bus MSB	LSB	
8	a	input 🗸 🖌 3	0	K
No single design module is selected	Ь	input 🔽 3	0	
🛒 🖅 🎾 Design Utilities	y1	output 🔽 3	0	
Br	у2	output 🔽 3	0	
and the	y3	output 🔽 3	0	-
	y4	output 🔽 3	0	
	y5	output 🔽 3	0	
		input 💌		vystupy
		input 🔽		
Design Files Libraries		input 💌 🗌		
Console		input 🔽		↔ □ & ×
		input 💌 🗋		~
	More Info	< <u>B</u> ack <u>N</u> ext :	Cancel	
				×
Console Errors Warnings				

🔤 ISE Project Navigator - \\tsclien	tW\tmp2\xilinx\prvni_cvi	ceni\prvni_	cviceni.xise			- - X
File Edit View Project Source P	rocess Tools Window Hel	P.	(2000)		14. VI	
: 🗋 🆻 🖬 🎒 😓 : 🗶 🗅 🛅 :	X In al A I P P	XXP	2 🔊 🗟	800	N? 🛙 🌐 🗵 📌 🛛 🖓	
Design ++ E	18×					
Sources for: Implementation						
J Hierarchy						
prvni_cviceni	inew Source Wizard					
xc3s50-5pq208	Summary					
## 	Project Navigator will c	reate a new sk	eleton source wit	n the following specific	cations.	
61	Add to Project: Yes					
623	Source Directory: \\tsclient\[)\tmp2\xilinx\pi	rvni_cviceni			
*	Source Type: verilog Module Source Name: prvni_obvod.v	,				
It No single design module is selected	Module pame: prvpi, obvod					
Design Utilities	Port Definitions:		02020			
	a b	Bus: Bus:	3:0 3:0	input input		
1. All	y1	Bus:	3:0	output		
	y2 y3	Bus:	3:0	output		
	y4 v5	Bus:	3:0 3:0	output		
	y3	bus.	5.0	oacpac		
Design Files Libraries						
Console						+□ & ×
	-					~
	More Info			< Back	Einish Cancel	
						~
Console Errors Warpings						2
Consolo Linois (Warnings)						

🔤 ISE Project Navigator - C:\Documents an	d Settings\XPMUser\projects_xilinx\prvni_cviceni\prvni	_cviceni.xise - [prvni_obvod.v]
File Edit View Project Source Process	Tools Window Help	_ 8 ×
i 🗋 🆻 🗐 🕼 🛛 🖧 🖬 🖄 🖬	a 🕅 : 🕫 🖉 🗙 🗶 🖻 🔁 🖬 .	🄑 📢 🗵 📌 🗄 💡
Design ↔ 🗖 🗗 🗙	E 1 `timescale 1ns / 1ps	
Sources for: Implementation	2 /////////////////////////////////////	///////////////////////////////////////
(E) Hierarchy	3 // Company:	
🚰 🚽 🗑 prvni_cviceni	4 // Engineer:	
🚨 🛱 xc3s50-5pq208	6 // Create Date: 00:00:00 00/00/	0000
🛱 🔤 🔤 🚺 prvni_obvod (prvni_obvod.v)	7 // Design Name:	
	8 // Module Name: prvni_obvod	=
	9 // Project Name:	
623	11 // Tool versions:	Obrazovka po
	12 // Description:	
	13 //	
	14 // Dependencies:	
Processes: prvni_obvod	16 // Revision:	noveno projektu 🔰 🗧
Design Summary/Reports	17 // Revision 0.01 - File Created	
User Constraints	18 // Additional Comments:	
🔆 😥 🚺 Synthesize - XST		
💷 🔄 Implement Design	20 ////////////////////////////////////	
Generate Programming File	22 input [3:0] a,	
	23 input [3:0] b,	
	24 output [3:0] y1,	
		<u>></u>
Design Files Libraries	E Design Summary (out of date)	prvni_obvod.v
Console		⇔⊡∄×
Console Errors Warnings		
		Ln 6 Col 38 Verilog

🔤 ISE Project Navigator - \\tsclient\D\tm	p2\xilinx\prvni_cviceni\prvni_cviceni.xise - [prvni_obvod.v*]	a 🗙		
🖹 File Edit View Project Source Proce	ss Tools Window Help -	. a ×		
i 🗋 ờ 🗟 🗗 😓 i 🐰 🗅 🛍 🗙 🕊	> ≈ 🗛 : 🕫 ≍ ≍ 🕫 🗟 🔊 : 🖻 ⊟ 🖽 🗠 🖗 🛠 : 🏶 Σ 🛠 : 💡			
Design ↔ □ ⓓ × Sources for: Implementation Implementation Implementation </td <td><pre>15 // 16 // Revision: 17 // Revision 0.01 - File Created 18 // Additional Comments: 19 // 20 /////////////////////////////////</pre></td> <td>//</td>	<pre>15 // 16 // Revision: 17 // Revision 0.01 - File Created 18 // Additional Comments: 19 // 20 /////////////////////////////////</pre>	//		
	<pre>input [3:0] b, output [3:0] y1, output [3:0] y2, output [3:0] y3, output [3:0] y4, output [3:0] y5 25 27 28 29 30 31 32 33 34 35 36 37 endmodule</pre> Dopsání popisu obvodu assign y1 = a & b; assign y2 = a b; // AND assign y2 = a b; // NND assign y2 = a b; // NND assign y4 = ~(a & b); // NND assign y5 = ~(a b); // NND assign y5 = ~(a b); // NND	b); b);		
Design Files Libraries	E prvni_obvod.v* Design Summary			
Console	+	□æ×		
Started : "Launching ISE Text Editor to edit prvni_obvod.v". Launching Design Summary/Report Viewer				
Edit the properties for the highlighted process	Ln 36 Col 7	Verilog		

A4M36PAP Pokročilé architektury počítačů

Verilog – simulace – Obecně

- Krok první "zapouzdřit" simulovaný obvod do modulu bez vstupů a výstupů
- Krok druhý vytvořit vnitřní proměnné tohoto modulu (reg, wire) pro nastavování vstupů (reg) a sledování výstupů (wire) simulovaného obvodu
- Krok třetí přiřazení vytvořených vnitřních proměnných vstupům a výstupům simulovaného obvodu
- Krok čtvrtý specifikace časové posloupnosti stimulů obvodu





File Edit View Project Source Process Tools Window Help
Design \leftrightarrow β <
Design ++ □ □ × 15 // Sources for: Implementation 16 // Revision 0.01 - File Created Herarchy Image: Source Wizard Image: Source Wizard Image: Source Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard Image: Source Wizard<
Sources for: Implementation Hierarchy Implementation Implementation <tr< td=""></tr<>
Hierarchy Image: Select a source with which to associate the new source. Image: Select a source with which to associate the new source.
Image: Select a source with which to associate the new source.
Associate Source Select a source with which to associate the new source. Image: Control of the source of the
Image: spectral spe
Processes: prvni_obvod
🖳 😨 besign Utilities Nastavení asociace (který obvod
User Constraints
Generate Programming File
Next Next
Design Files Libraries
More Info More Info And
Started : "Launching ISE
Launching Design Summary/Report Viewer
Console Errors Warnings

📧 ISE Project Navigator - \\tsclient	D\tmp2\xilinx\prvni_cviceni\prvni_cviceni.xise - [prvni_obvod.v*]	
File Edit View Project Source	Process Tools Window Help	_ 8 ×
i 🗋 🤌 🔒 🎒 🖕 i 🐰 🗅 🛍 X	A = A = A = A = A A = A = A A = A =	
Design 😽 🗖	₽× € 15 //	~
Sources for: Implementation	16 // Revision:	
J Hierarchy	New Service Witcard	7
👔 📃 🔄 prvni_cviceni		
E Xc3s50-5pq208	Summary	· · · · · · · · · · · · · · · · · · ·
	Project Navigator will create a new skeleton source with the following specifications.	
a	Add to Divolect Vec	
621	Source Directory: \\tsclient\D\tmp2\xilinx\prvni_cviceni	
	Source Type: Verilog Test Fixture Source Name: test.y	
-		
	Association: prvni_obvod	
Processes: prvni_obvod		
Design Summary/Reports		
📆 🕀 🏂 User Constraints		
Synthesize - XST		
Generate Programming File		
🗄 🐝 Configure Target Device		
1.57		-
		>
Design Files Libraries		
Console		↔□₽×
	More Info Cancel	·
Started : "Launching ISE		
Launching Design Summary/	keport viewer	~
<		>
Console Errors Warnings		
		Ln 36 Col 7 Verilog



A4M36PAP Pokročilé architektury počítačů

🔤 ISE Project Navigator - C:\Documents	and Settings\XP/	MUser\projects_xilinx\p	rvni_cviceni\prvni_cviceni.xise - [test.v]	×
File Edit View Project Source Proce	ess Tools Window	v Help	- 8	×
: 🗋 ờ 🗐 🕼 😓 i 🔏 🗅 🖄 🛰 🛤	n ∩ [A] [⊅	P X X P 🗟 💫	· 🔁 🖽 🖽 · 🌽 😵 : 🇱 🗵 🗶 ! 💡	
Design ↔ ➡ ➡ ★ ■ ★ Sources for: Behavioral Simulation ✓ ✓ ● ★ ● ✓ ● ✓ ● ✓ ● ✓ ● ✓ ● ✓ ● ✓ ● ✓ ● ✓ ● ● ✓ ● ✓ ● ● ● ✓ ● <td>47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70</td> <td><pre>); initial begin // Initialize a = 0; b = 0; // Wait 100 ns #100; // Add stimulu a = 4'b0000; b = 4'b1111; #100; a = 15; b = 0; #100; a = 4'hF; b = 'hF; b = 'hF; end</pre></td> <td>Inputs 1. Výběr: Behavioral Simulation Ior global reset to finish 2: Výběr souboru: test 3. Simulate Behavioral Model (Behavioral Check Syntax se provede automaticky)</td> <td></td>	47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70	<pre>); initial begin // Initialize a = 0; b = 0; // Wait 100 ns #100; // Add stimulu a = 4'b0000; b = 4'b1111; #100; a = 15; b = 0; #100; a = 4'hF; b = 'hF; b = 'hF; end</pre>	Inputs 1. Výběr: Behavioral Simulation Ior global reset to finish 2: Výběr souboru: test 3. Simulate Behavioral Model (Behavioral Check Syntax se provede automaticky)	
	<		2	
Design Files Libraries	📡 Design Summ	ary (out of date) 🛛 🖹	prvni_obvod.v 📄 test.v	
Console			+ □ ť	7×
Started : "Launching ISE Text	: Editor to ec	lit test.v".	2	<
Console Errors Warnings			Ln 1 Col 1 Ver	rilog

🎆 ISim - [Default.wcfg*]								×
🔕 File Edit View Simulatior	n Window Help						- 8	×
i 🗋 ờ 🐻 😓 i 🐰 🗅 i	©×® ⊨ 0	× 🗛 i 🔁 🗆 🛛	🖬 🖙 🕴 🎤	K? 🕫 🕫 🗙 .	P 🗟 i 1	e 🛥 🕴 👘 🐴 🖬 🕨	🗚 🚺 1.00us 😽 🦕 📋 💷	
Instances and Proce $\leftrightarrow \Box \blacksquare >$	 Objects 	3	+□₽×	€			427 500 ps	\diamond
■ ③ ■ G ■ F(x) ■ >	Simulation Objects	for test		Name	Yalue	0 ps	500 000 ps	
Instance and Process Name				🗶 🔽 v1[3:0]	1111			ř.
🕨 📳 test	Object Name	Value Da	ta Type	7	1			
⊳ 🃒 gibi	🕨 🏹 у1	1111 Arr	эу		1			
	р 💑 у2	1111 Arr	ay 🕴		1			
	▶ ~ y3	0000 Arr	ay su		1			
	v5	0000 Am	av I		1	/ 0000 /		
	🖒 💑 a	1111 Arr	ay I	🛨 💽 🙀 🖓 🖓	1111			
	🕨 📸 b	1111 Arr	ay I	🙀 🕨 🚾 y3[3:0]	0000	<u>0000 X 1111 X</u>	0000	
	7		ir.	M 🕨 📲 y4[3:0]	0000	(<u> 1111 </u>	0000	
				🖉 🕨 🌠 y5[3:0]	0000	(1111)	0000	
				📟 🕨 🍯 a[3:0]	1111	(<u> </u>	1111	
				🕨 🍯 P[3:0]	1111	0000 1111 0000	1111	
								ř.
						X1: 427 500 ps		
< >				2 5	2 3		>	10
Instances and Pro Sour	<	10	<u>></u>	De	fault.wcfg*			1.55
Console							+□ 5	X
WARNING: A WEBPACK license was found. WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license. WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version. This is a Lite version of ISim. Time resolution is 1 ps Simulator is doing circuit initialization process. Finished circuit initialization process. ISim> Výsledek simulace								
Console Breakpoints Sear	rch Results						Sim Time : 1000 ns	