B4M36ESW: Efficient software

Lecture 12: Virtualization

Michal Sojka
sojkam1@fel.cvut.cz

May 15, 2017

Outline

Outline

Virtualization

- **Definition:** Virtualization of the whole computing platform – the operating system thinks it runs on real hardware, but the hardware is largely emulated by hypervisor and/or virtual machine monitor (VMM).
- Virtual machine (VM) vs. Java VM
  - Java VM interprets Java byte code and interacts with an operating system
  - VM executes native (machine) code and interacts with a hypervisor.
- Used since ’70, mostly on IBM mainframes
  - Popek and Goldberg defined requirements for ISA virtualization in their paper in 1974,
  - x86 became fully virtualizable in 2005.

Trap-and-emulate



- Basic principle of virtualization
- Popek and Goldberg: “All sensitive instructions must be privileged instructions”
  - **Sensitive instruction**: Changes *global state* or behaves differently depending on *global state* (e.g. cli, pushf on x86)
  - **Privileged instruction**: Unprivileged execution traps to the privileged mode (hypervisor, CPU exception)
  - on x86 popf, pushf and few other instructions were not privileged!

Trap-and-emulate



- Basic principle of virtualization
- Popek and Goldberg: “All sensitive instructions must be privileged instructions”
  - **Sensitive instruction**: Changes *global state* or behaves differently depending on *global state* (e.g. cli, pushf on x86)
  - **Privileged instruction**: Unprivileged execution traps to the privileged mode (hypervisor, CPU exception)
  - on x86 popf, pushf and few other instructions were not privileged!
    - pushf stores all flags to stack (including “global” interrupt flag)
    - popf sets IF in privileged mode and ignores it in unprivileged mode (does not trap)

Trap-and-emulate



- Basic principle of virtualization
- Popek and Goldberg: “All sensitive instructions must be privileged instructions”
  - **Sensitive instruction**: Changes *global state* or behaves differently depending on *global state* (e.g. cli, pushf on x86)
  - **Privileged instruction**: Unprivileged execution traps to the privileged mode (hypervisor, CPU exception)
  - on x86 popf, pushf and few other instructions were not privileged!
    - pushf stores all flags to stack (including “global” interrupt flag)
    - popf sets IF in privileged mode and ignores it in unprivileged mode (does not trap)
- Hypervisor (HV) can emulate the effect of sensitive instructions depending on the VM state (not the global state).

Hypervisor

- Privileged code that supervises execution of the VM, i.e. handles traps.
- Hypervisor types:



Bare-metal hypervisor (Xen, VMware ESX, ...)

Hosted hypervisor (KVM, VirtualBox)

- The boundary is blurry – many bare-metal hypervisors support native apps

Virtual Machine Monitor (VMM)



- Software that emulates HW platform (network, graphics, storage, . . .)
- Often implemented inside hypervisor ⇒ people confuse VMM with hypervisors
- Today's platforms are complex (e.g. PC bears 40 years heritage)
- It is more secure to execute the VMM outside of privileged mode (example: KVM & qemu)
- It is also slower, but see NOVA microhypervisor (TU Dresden), which implements this faster.

Questions

- How many privilege levels we need to implement virtualization?

Questions

- How many privilege levels we need to implement virtualization?
  - Two are sufficient, but then, every guest system call, page fault etc. traps from the guest app to the hypervisor, which then arranges switch to guest kernel – slow.
  - Hardware assisted virtualization – introduces more privilege levels and more – see later.

Questions

- How many privilege levels we need to implement virtualization?
  - Two are sufficient, but then, every guest system call, page fault etc. traps from the guest app to the hypervisor, which then arranges switch to guest kernel – slow.
  - Hardware assisted virtualization – introduces more privilege levels and more – see later.
- Why is virtualization needed at all? (My personal rant)

Questions

- How many privilege levels we need to implement virtualization?
  - Two are sufficient, but then, every guest system call, page fault etc. traps from the guest app to the hypervisor, which then arranges switch to guest kernel – slow.
  - Hardware assisted virtualization – introduces more privilege levels and more – see later.
- Why is virtualization needed at all? (My personal rant)
  - To some extent because the design of mainstream operating systems is not up to the current needs.
  - Current OSes do not offer sufficient isolation of applications and groups of applications. Many things such as user permissions, apply implicitly to the whole system.
  - Microkernel OSes, which solve this problem, were designed in the past without much success.
  - Now, people are adding “containers” to mainstream OSes, which is painful and often with security problems.

Outline

Hardware assisted virtualization

- Accelerates virtualized execution
- Differences between vendors (Intel, AMD, ARM, . . .), core principles similar:
  - More privilege levels (x86 – root/non-root, ARMv8 EL0–3)
  - Nested paging
  - IO virtualization

Intel VMX

- VMX root operation (host rings 0–3)
- VMX non-root operation (guest rings 0–3)
- root→non-root = **VM Enter**
  - instructions: vmlaunch, vmresume
- non-root→root = **VM Exit**
  - instructions: vmresume, vmcall
  - faults (e.g. I/O)

VMCS (up to 4 KiB – e.g. 1024 B)

VM-execution control fields
Host state
Guest state
VM-exit information fields
VM-entry control fields
VM-exit control fields

- VM Control Structure (VMCS)
  - Data structure in memory that controls VMX execution
  - (Re)stores host/guest state
  - “Large structure” ⇒ VM Enter/Exit has overhead
  - The overhead depends on what is (re)stored from/to VMCS (configurable)

Nested paging & address spaces



Memory access overhead

- TLB misses and page faults are more expensive in a VM!
- Page walk in a VM (worst case):
  1. Translate PDPT (CR3) address using host page tables (3 memory accesses for 3-level page tables)
  2. Translate PD address using host page tables (3 accesses)
  3. Translate PT address using host page tables (3 accesses)

  - Performance drop up to 15/38% (Intel/AMD)[1]
- Tagged TLBs
  - No need to flush TLBs on process (or VM) switches (good)
  - Applications share TLBs with hypervisor and VMM (bad)
- Use huge pages if possible

[1] Ulrich Drepper, The Cost of Virtualization, ACM Queue, Vol. 6 No. 1 – 2008

Outline

KVM

- Linux-based hosted hypervisor
- Abstracts hardware-assisted virtualization of different architectures behind `ioctl`-based API

KVM

- Linux-based hosted hypervisor
- Abstracts hardware-assisted virtualization of different architectures behind `ioctl`-based API
- We will develop a miniature user-space VMM
  - Simplest hardware to virtualize: serial port

1. Setup the VM's memory
2. Load the code to execute
3. Run the VM
4. Handle the VM Exits and emulate serial port
5. Goto 3

  - See also `https://lwn.net/Articles/658511/`

Outline

Network Interface Card (NIC)





TX operation:

1. Write packet data
2. Fill in empty buffer descriptor
3. Notify NIC by writing TX tail reg

Network Interface Card (NIC)





RX operation:

1. Allocate packet buffers and update buffer descriptors
2. Update RX head/tail regs
3. On packet RX, NIC generates an interrupt

Network Interface Card (NIC)





Scatter-Gather DMA:

- Final packet composed pieces scattered in memory
- Typically header (from OS) and data (from app)

NIC device emulation

- Trap accesses to NIC registers (memory-mapped IO)
- Upon write to TX tail, VMM iterates over queued buffers and send them via real NIC (e.g. SOCK_RAW)
- Multiple packets can be sent with single VM Exit
- Reception works similarly

NIC device emulation

- Trap accesses to NIC registers (memory-mapped IO)
- Upon write to TX tail, VMM iterates over queued buffers and send them via real NIC (e.g. SOCK_RAW)
- Multiple packets can be sent with single VM Exit
- Reception works similarly

- Not all hardware is “that nice” to virtualize
- Several VM Exits per TX or RX
- Registers that must be trapped are intermixed with non-sensitive (e.g. read-only) registers in a single page
  - Unnecessary VM Exits for some register accesses
- VMM must emulate not only RX/TX, but also management
  - Link negotiation, configuration, . . .
  - Much more complex compared to RX/TX

Virtio

- It is neither easy on necessary to emulate real NIC
- TX, RX and simple configuration (e.g. MAC address) is sufficient
- Why to implement different ring-buffer formats?

[2] R. Russell, virtio: Towards a De-Facto Standard For Virtual I/O Devices, ACM SIGOPS Operating Systems Review, 2008

Virtio

- It is neither easy on necessary to emulate real NIC
- TX, RX and simple configuration (e.g. MAC address) is sufficient
- Why to implement different ring-buffer formats?

- Virtio[2]
  - Universal ring-buffer-based communication between VM and HV
  - Used for network, storage, serial line, ...
  - PCI-based probing & configuration – VMs can easily discover virtio devices

[2] R. Russell, virtio: Towards a De-Facto Standard For Virtual I/O Devices, ACM SIGOPS Operating Systems Review, 2008

PCI pass-through

- Even virtio needs one VM Exit per (a batch of) TX operation(s)
- If we don’t want VM Exits, we may want to give a VM exclusive access to the NIC
- Few problems to solve. . .

PCI pass-through graphically



PCI pass-through graphically



PCI pass-through graphically



PCI pass-through graphically



PCI pass-through graphically



PCI pass-through graphically



PCI pass-through graphically



PCI pass-through

- Problems:
  1. Virtual address space (see previous slide)
  2. Device interrupts
     - Host does not know how to acknowledge (silence) the interrupt – it has no driver for the device
     - It injects interrupt to the VM and returns from IRQ handler
     - Host is interrupted again, because VM didn't have chance to run and ack the interrupt
- Solution: Hardware support for device use in VMs
  - IOMMU (AMD), VT-d (Intel), SMMU (ARM)
  - Mask individual sources of interrupts without understanding the device
    - Hard with PCI, where interrupt lines are shared between devices
    - Possible with Message Signaled Interrupts (MSI)

Single-Root I/O Virtualization (SR-IOV)

- PCI pass-through is nice, but I have more VMs that want to communicate...
  - Each VM has emulated NIC, VMM multiplexes the real NIC between VMs in software

Single-Root I/O Virtualization (SR-IOV)

- PCI pass-through is nice, but I have more VMs that want to communicate...
  - Each VM has emulated NIC, VMM multiplexes the real NIC between VMs in software
  - ... or perform the multiplexing in hardware



- SR-IOV
  - Besides “classic” physical function (PF), NIC implements several virtual functions (VFs)
  - Each VF provides simplified PCI interface and its own RX/TX ring buffers

Inter-VM networking



- Packet stored in VM's memory
- VMM notified (VM Exit) e.g. via virtio's kick()
- VMM notifies the SW switch via standard IPC mechanism
- Switch does memcpy() of the packet from source VM to destination VM (into dest NIC ring buffer)
- Dest VMM notifies the VM (inject interrupt)

Optimizations

- OS networking stack is responsible for splitting application data to packets (e.g. TCP segmentation) and adding appropriate headers
- VMM sees many small packets and switch does many small memcpy()s
- Receiver's networking stack strips packet headers and combines the payload to larger data chunks for application.

Optimizations

- OS networking stack is responsible for splitting application data to packets (e.g. TCP segmentation) and adding appropriate headers
- VMM sees many small packets and switch does many small memcpy()s
- Receiver's networking stack strips packet headers and combines the payload to larger data chunks for application.

- Segmentation is not necessary for Inter-VM communication (overhead)!
- Modern NICs support TCP Segmentation Offload (TSO)/Large Receive Offload (LRO): Segmentation/reconstruction is done in hardware.
- If virtual NIC supports TSO/LRO, Inter-VM communication is much faster.

Outline

Summary

- Virtualization is just “another layer of indirection” and as such it adds overheads
- It is useful to know where the overheads are and how to mitigate them