

Use	Connections	Module	Description	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0	Clock Source Clock Output Reset Output	clk_0				
<input checked="" type="checkbox"/>		pcie_compiler_0	PCI Express Compiler Clock Output Clock Input Clock Input Avalon Memory Mapped Master Interrupt Receiver	pcie_compi... pcie_comp... clk_0 [avalon_clk] [avalon_clk]			IRQ 0	IRQ 0
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Save Reset Input	pcie_comp... [clk1] [clk1]	<input checked="" type="checkbox"/>	0x00000000	0x00007fff	
<input checked="" type="checkbox"/>		timer_0	Interval Timer Clock Input Reset Input Avalon Memory Mapped Save Interrupt Sender	pcie_comp... [clk] [clk] [clk]	<input checked="" type="checkbox"/>	0x00008000	0x0000801f	
<input checked="" type="checkbox"/>		Led_Pio	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Save	pcie_comp... [clk] [clk]	<input checked="" type="checkbox"/>	0x000080a0	0x000080af	
<input checked="" type="checkbox"/>		emul_bus_ctrl	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Save	pcie_comp... [clk] [clk]	<input checked="" type="checkbox"/>	0x00008080	0x0000808f	
<input checked="" type="checkbox"/>		emul_bus_addr	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Save	pcie_comp... [clk] [clk]	<input checked="" type="checkbox"/>	0x00008060	0x0000806f	
<input checked="" type="checkbox"/>		emul_bus_data_out	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Save	pcie_comp... [clk] [clk]	<input checked="" type="checkbox"/>	0x00008020	0x0000802f	
<input checked="" type="checkbox"/>		emul_bus_data_in	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Save	pcie_comp... [clk] [clk]	<input checked="" type="checkbox"/>	0x00008040	0x0000804f	