Computer Architectures

Branch Prediction and Speculative Execution Pavel Píša, Richard Šusta, Petr Štěpán Michal Štepanovský, Miroslav Šnorek



Czech Technical University in Prague, Faculty of Electrical Engineering



What are Dynamic multiple-issue processors aka Superscalar processors ?

Wikipedia:

- In contrast to a scalar processor that can execute at most one single instruction per clock cycle, a superscalar processor can execute more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to different execution units on the processor.
- Q: What does it actually mean "more than one"?

A Pipeline That Supports Multiple Outstanding FP Operations



Source of picture: J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach.

Pentium 4 - Out-of-order Execution pipeline



[Source: Intel]



Ref: Intel Technology Journal, Volume 06 Issue 01, February 14, 2002

Pentium 4: Netburst Microarchitecture's execution pipeline



Picture is simplified because the pipeline has actually 20 steps. The branch miss prediction penalty is here extremely high.



AMD Bulldozer 15h (FX, Opteron) - 2011



B35APO Computer Architectures

• http://en.wikipedia.org/wiki/File:AMD_Bulldozer_block_diagram_(CPU_core_bloack).PNG

Intel Nehalem (Core i7) - 2008



AMD Zen 2 - Microarchitecture



- 7 nm process (from 12 nm), I/O die utilizes 12 nm
- Core (8 cores on CPU chiplet), $6/8/4 \mu OPs$ in parallel
 - Frontend, µOP cache (4096 entries)
 - FPU, 256-bit Eus (256-bit FMAs) and LSU (2x256-bit L/S), 3 cycles DP vector mult latency
 - Integer, 180 registers, 3x AGU, scheduler (4x16 ALU + 1x28 AGU)
 - Reorder Buffer 224 entries
- Memory subsystem
 - L1 i-cache and d-cache, 32 KiB each, 8-way associative
 - L2 512 KiB per core, 8-way,
 - L2 DTLB 2048-entry
 - 48 entry store queue
- CCX
 - L3, slices, 2x 16 MiB
 - L3 latency (~40 cycles)
- In-silicon Spectre enhancements
- I/O, PCIe 4.0, Infinity Fabric 2, 25 GT/s

Author: QuietRub

Source: https://en.wikichip.org/wiki/amd/microarchitectures/zen_2

AMD Zen 2 - Microarchitecture



Control Hazards

- Jump and Branch processing and decision is significant obstacle for pipelined execution.
- Jump instruction needs only the jump target address
- Branch instruction depends on two sources:
 - Branch Result
 - Branch Target Address

Example of MIPS **beq** and **bne**:

- PC + 4
- PC + 4 + 4 × immediate

If Branch is NOT Taken If Branch is Taken

Taken or Not Taken

Benchtests of Branch Statistics

- Branches occur every 4-7 instructions on average in integer programs, commercial and desktop applications; <u>somewhat less frequently in scientific ones</u>:-)
- **Unconditional** branches : approx. **20%** (of branches)
- **Conditional** branches approx. **80%** (of branches)
 - 66% is forward. Most of them (~60%) are often Not Taken.
 - 33% is backward. Almost all of them are Taken.
- We can estimate the probability that a branch is taken $p_{taken} = 0.2 + 0.8* (0.66 * 0.4 + 0.33) = 0.67$

In fact, many simulations show that p_{taken} is from 60 to 70%.

See: Lizy Kurian John, Lieven Eeckhout: Performance Evaluation and Benchmarking, *CRC Press 2018*

Branch prediction – Motivation



Branch prediction – Motivation Fetch PC-Instruction / decode buffer relative Register Decode indirect Dispatch buffer Register indirect with Dispatch offset Reservation stations Issue Branch Execute Finish Reorder / **Completion buffer** Complete Store buffer AMD Athlon: 10 stages in integer pipeline Intel NetBurst (Pentium 4): 20 stages Retire

- Two fundamental components:
 - branch target speculation (where is next instruction),
 - branch condition speculation (if the branch is taken).
- Branch target speculation:
 - BTB (Branch Target Buffer) cache (associative memory) with two fields: BIA (Branch Instruction Address) and BTA (Branch Target Adress) – accessed during the instruction fetch using the instruction fetch address (PC)
 - When BIA matches with current PC, the corresponding BTA is accessed and if the branch instruction is predicted to be taken, BTA is used to modify PC

One-bit Branch Prediction (usually local)

- A one-bit prediction scheme: a one "history bit" tells what happened on the last branch instruction execution:
 - History bit = 1, branch was previously **Taken**
 - History bit = 0, branch was previously **Not taken**



Branch Prediction for a Loop – One Bit predictor



Exocu	Old	Next instr.			Now	
tion seq.	hist. bit	Pred.	I	Act.	hist. bit	Predicti on
1	0	5	1	2	_ 1	Bad
2	1	2	2	2	1	Good
3	1	2	3	2	1	Good
4	1	2	4	2	_ 1	Good
5	1	2	5	2	1	Good
6	1	2	6	2	_ 1	Good
7	1	2	7	2	1	Good
8	1	2	8	2	_ 1	Good
9	1	2	9	2	1	Good
10	1	2	10	5	0	Bad

bit = 0 branch not taken, bit = 1 branch taken.

Execution of Instruction 4

B35APO Computer Architectures

Demonstration in MARS MIPS Simulator

 MARS (MIPS Assembler and Runtime Simulator) http://courses.missouristate.edu/kenvollmar/mars/

start: a	addi \$v0,	\$zero, O	<pre># cycles =</pre>	0
ē	addi \$s1,	\$zero, 3		
L1: # for	(i = 3;)	i !=0; i)		
a	addi \$s2,	\$zero, 5	# i = 3	
L2: # for	^ (j = 5;	j !=0; j)		
ā	addi \$s3,	\$zero, 4		
L3: # for	(k = 4;)	k !=0; k)		
ā	addi \$v0,	\$v0, 1	<pre># cycles++</pre>	
ā	addi \$s3,	\$s3, -1	# k	
b	one \$s3,	\$zero, L3	# if (k !=	0) goto L3
ē	addi \$s2.	\$s21	# i	
ľ	one \$s2.	\$zero. L2	# if (i !=	0) acto L2
_	, , , , , , , , , , , , , , , , , , ,	+- ·· ,		c, gete
a	addi \$s1.	\$s11	# i	
b	one \$s1.	\$zero, L1	# if (i !=	0) aoto L1
~	······································	T = = · · · /	(-,

break



Note: FSM - Finite State Machine (cz: konečný automat)





Two-Bit Prediction Buffer Type I



Two-Bit Prediction Buffer Type I

• Smith's algorithm (2-bit saturating counter). This one has no hysteresis.



Branch Prediction for a Loop – Smith's Predictor



Execution of Instruction 4

E	Old Pred. Buf	Next instr.			News	
Execu -tion seq.		Pred.	I	Act.	New pred. Buf	Predi ction
1	10	2	1	2	-11	Good
2	11	2	2	2	11	Good
3	11	2	3	2	-11	Good
4	11	2	4	2	-11	Good
5	11	2	5	2	-11	Good
6	11	2	6	2	-11	Good
7	11	2	7	2	11	Good
8	11	2	8	2	-11	Good
9	11	2	9	2	-11	Good
10	11	2	10	5	10	Bad

Two-Bit Prediction Buffer Type II.

This 2-bit saturating counter was modified by adding hysteresis. Prediction must miss twice before it is changed.



Example of Results of Benchtest



Source: https://ieeexplore.ieee.org/document/6918861

H. Arora, S. Kotecha and R. Samyal, "Dynamic Branch Prediction Modeller for RISC Architecture," *2013 International Conference on Machine Intelligence and Research Advancement*, Katra, 2013, pp. 397-401.

Note: This study has used saturating counter with hysteresis (type II).

Correlating Predictors with Local Predictors

We can look at other branches for clues

. . .

- if (x==2) // branch b1
- if (y==2)
- if(x!=y) { ... }

- // branch b2
- // branch b3 depends on the
 results of b1 and b2

Branch Condition Prediction – Global Predictor

 Global-History Two-Level Branch Predictor with a 4-bit Branch History Register



What is the optimal number of bits for BHR a for BA?

Branch Condition Prediction – Global Predictor

- Global-History Two-Level Branch Predictor with a 4-bit Branch History Register
- Why use global history for PHT indexation?

```
a=0;
if(condition #1) a=3;
if(condition #2) b=10;
if(a <= 0) F();</pre>
```

- The behavior of a branch may be connected (or correlated) with a different branches conditions evaluation in the past.
- In our example, execution of function F() depends on the condition #1. The condition #2 is irrelevant. Predictor must be able to learn this behavior (distinguish these branch conditions).

(2,1) Correlated predictor



A (2,1) correlated branch predictor

- (2,1) means 2²=4 predictors buffers each contains 1 bit
- and uses the behavior of the last 2 branches to choose from 2² predictors.

Branch Condition Prediction – Global Predictor

• Gshare – better use all available predictors



Xor mix all predictor in "random" way.

Perceptron Predictors



AMD Zen2 Branch Prediction

- Input for perceptron is BHR Branch History Register
- Branch Address select weight for perceptron
- Incorrect prediction change weights for next prediction



- 10% improve prediction results than gshare (2,2)
- Can utilize longer branch histories

AMD Zen2 Branch Prediction

- Perceptron is relatively slow, computation in real arithmetic, fixed point or floating point
- Real implementation 3 level of predictors
 - 1st level very fast, 0 clock delay, 16 predictors
 - 2nd level fast and better prediction, 1 clock delay, 512 predictors
 - 3rd level best prediction, 4 clock delay, 7168 predictors
 - Better predictor can improve prediction or confirm fast prediction
- The average misprediction penalty was measured to approximately 18 clock cycles.

Prediction in CPU



Cinebench R15 Branch Predictor Accuracy on Skylake and Zen 2

Source of picture: Analyzing Zen 2's Cinebench R15 Lead By clamchowder from https://chipsandcheese.com

Tournament Predictors

- Motivation for correlating branch predictors is 2-bit predictor failed on important branches; by adding global information, performance was improved.
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information *(local branch was taken, not taken)*, and combine them with a selector.
- They use n-bit saturating counter to choose between predictors.
- Hopes to select right predictor for right branch.

Benchtest of Accuracy – Test for Tournament Predictor



Prediction of indirect jumps

- Indirect jump is instruction from CISC processor:
 - jump to address from memory
 - Iw s0,mem + jalr 0(s0) jump to address from mem
 - reading from memory is slow
- New type of prediction where to jump
 - Use last value from this address
 - Have more values and select by predictor
- RET return from function
 - Is indirect jump, in RISC V lw s0,*(stack--) + jalr 0(s0)
 - CPU have local copy of address from stack for fast address prediction
 - Usually 4-32(Zen2) values

A Small Example How to Avoid Branches

On web, you can found out many tricks suitable for time critical loops. This example present how to calculate absolute value of 32 bit signed integer \mathbf{x} without branches.

Code with unpredictable branch dependable on data

C code	MIPS if x in \$2	Comment		
if(x<0) x=-x;	slt \$1, \$2, \$0	// tmp = x<0 ? 1 : 0		
	beq \$1, \$0, Skip1	// if(tmp==0) goto Skip		
nop		// delay slot		
	sub \$2, \$0, \$2	// x = -x;		
Skip1:				
Fast C code	MIPS if x in \$2	Comment		
int tmp = x>>31	; sra \$1, \$2, 31	// tmp = x<0 ? -1 : 0		
x ^= tmp;	xor \$2, \$2, \$1	// 1 st compliment of x, if tmp=-1		
x -= tmp;	sub \$2, \$2, \$1	// add 1 if tmp = 1		

Note: On MIPS with static prediction, we save just 1 instruction. If we compile the C code for an Intel processor with longer pipeline, then a branch miss-prediction is more expensive.

B35APO Computer Architectures

A Small Example How to Avoid Branches

- Removal of branches using tables:
 a = (b) ? c : d;
 replace by:
 static const type lookup_table[] = { d, c };
 a = lookup_table[b];
- More complicated branches:
 a = b1 ? c : b2 ? d : b3 ? e : f;
 replace by:
 static const type lookup_table[] = { f, e, d, d, c, c, c, c };
 a = lookup_table[b1 * 4 + b2 * 2 + b3];